"Chip-level modeling and analysis of electrical masking of soft errors."

Saman Kiamehr et al. (2013)

> Home

Details and statistics

DOI: 10.1109/VTS.2013.6548935

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vts/KiamehrEFT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vts/KiamehrEFT13
Saman Kiamehr, Mojtaba Ebrahimi, Farshad Firouzi, Mehdi Baradaran Tahoori:
Chip-level modeling and analysis of electrical masking of soft errors. VTS 2013: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.