"System Design of ATSC3.0 Broadcast Gateway Based on CPU-FPGA."

Jianhao Ding et al. (2018)

> Home

Details and statistics

DOI: 10.1109/VTCFALL.2018.8690800

access: closed

type: Conference or Workshop Paper

metadata version: 2021-12-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vtc/DingXLHZW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vtc/DingXLHZW18
Jianhao Ding, Shuai Xiong, Yifan Liu, Dazhi He, Wenjun Zhang, Kaikai Wang:
System Design of ATSC3.0 Broadcast Gateway Based on CPU-FPGA. VTC Fall 2018: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.