"A 35µW 96.8dB SNDR 1 kHz BW multi-step incremental ADC using ..."

Yi Zhang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573464

access: closed

type: Conference or Workshop Paper

metadata version: 2018-01-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/ZhangCHT16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/ZhangCHT16
Yi Zhang, Chia-Hung Chen, Tao He, Gabor C. Temes:
A 35µW 96.8dB SNDR 1 kHz BW multi-step incremental ADC using multi-slope extended counting with a single integrator. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.