"A 65nm CMOS transceiver with integrated active cancellation supporting FDD ..."

Sameet Ramakrishnan et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573499

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/RamakrishnanCPA16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/RamakrishnanCPA16
Sameet Ramakrishnan, Lucas Calderin, Antonio Puglielli, Elad Alon, Ali M. Niknejad, Borivoje Nikolic:
A 65nm CMOS transceiver with integrated active cancellation supporting FDD from 1GHz to 1.8GHz at +12.6dBm TX power leakage. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.