"A 4fJ/bit delay-hardened physically unclonable function circuit with ..."

Sanu Mathew et al. (2016)

> Home

Details and statistics

DOI: 10.1109/VLSIC.2016.7573554

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/MathewSSAKAHCKD16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/MathewSSAKAHCKD16
Sanu Mathew, Sudhir Satpathy, Vikram B. Suresh, Mark A. Anders, Himanshu Kaul, Amit Agarwal, Steven Hsu, Gregory K. Chen, Ram Krishnamurthy, Vivek De:
A 4fJ/bit delay-hardened physically unclonable function circuit with selective bit destabilization in 14nm tri-gate CMOS. VLSI Circuits 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.