"A 0.392ms FPGA-Based Channel Estimation Design Implementing Fine Symbol ..."

Lien-Bach Tran, Van-Tien Tran, Thi-Uyen Ha (2024)

> Home

Details and statistics

DOI: 10.1109/SII58957.2024.10417699

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/sii/TranTH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/sii/TranTH24
Lien-Bach Tran, Van-Tien Tran, Thi-Uyen Ha:
A 0.392ms FPGA-Based Channel Estimation Design Implementing Fine Symbol Timing Offset and Residual Carrier Frequency Offset Cancellation for 2×4 MIMO Uplink in 5G Microcells. SII 2024: 1158-1163

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.