"Area and power savings via buffer reorganization in asymmetric 3D-NoCs for ..."

Jan Moritz Joseph et al. (2015)

> Home

Details and statistics

DOI: 10.1109/NORCHIP.2015.7364370

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/norchip/JosephBPO15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/norchip/JosephBPO15
Jan Moritz Joseph, Christopher Blochwitz, Thilo Pionteck, Alberto García Ortiz:
Area and power savings via buffer reorganization in asymmetric 3D-NoCs for heterogeneous 3D-SoCs. NORCAS 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.