"Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation."

Nursultan Kabylkas et al. (2021)

> Home

Details and statistics

DOI: 10.1145/3466752.3480092

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/micro/KabylkasTSXR21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/micro/KabylkasTSXR21
Nursultan Kabylkas, Tommy Thorn, Shreesha Srinath, Polychronis Xekalakis, Jose Renau:
Effective Processor Verification with Logic Fuzzer Enhanced Co-simulation. MICRO 2021: 667-678

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.