"Design and CAD methodologies for low power gate-level monolithic 3D ICs."

Shreepad A. Panth et al. (2014)

> Home

Details and statistics

DOI: 10.1145/2627369.2627642

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/islped/PanthSDL14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/PanthSDL14
Shreepad A. Panth, Kambiz Samadi, Yang Du, Sung Kyu Lim:
Design and CAD methodologies for low power gate-level monolithic 3D ICs. ISLPED 2014: 171-176

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.