"Low-power clock distribution in a multilayer core 3d microprocessor."

Venkatesh Arunachalam, Wayne P. Burleson (2008)

> Home

Details and statistics

DOI: 10.1145/1366110.1366212

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/ArunachalamB08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/ArunachalamB08
Venkatesh Arunachalam, Wayne P. Burleson:
Low-power clock distribution in a multilayer core 3d microprocessor. ACM Great Lakes Symposium on VLSI 2008: 429-434

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.