"On the design of robust testable CMOS combinational logic circuits."

Sandip Kundu, Sudhakar M. Reddy (1988)

> Home

Details and statistics

DOI: 10.1109/FTCS.1988.5323

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ftcs/KunduR88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ftcs/KunduR88
Sandip Kundu, Sudhakar M. Reddy:
On the design of robust testable CMOS combinational logic circuits. FTCS 1988: 220-225

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.