"A Hybrid Memory/Accelerator Tile Architecture for FPGA-based RISC-V ..."

Ahmed Kamaleldin, Diana Göhringer (2022)

> Home

Details and statistics

DOI: 10.1109/FPL57034.2022.00053

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpl/KamaleldinG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/KamaleldinG22
Ahmed Kamaleldin, Diana Göhringer:
A Hybrid Memory/Accelerator Tile Architecture for FPGA-based RISC-V Manycore Systems. FPL 2022: 300-306

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.