"An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point ..."

Malte Baesler, Sven-Ole Voigt, Thomas Teufel (2010)

> Home

Details and statistics

DOI: 10.1109/FPL.2010.98

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/fpl/BaeslerVT10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpl/BaeslerVT10
Malte Baesler, Sven-Ole Voigt, Thomas Teufel:
An IEEE 754-2008 Decimal Parallel and Pipelined FPGA Floating-Point Multiplier. FPL 2010: 489-495

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.