"A 22nm 56TOPS/W 6/8-bit Linearly-scalable R-2R Multiply-and-Accumulate ..."

Tianwen Tang, Antonio Liscidini (2023)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC59616.2023.10268776

access: closed

type: Conference or Workshop Paper

metadata version: 2023-10-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/TangL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/TangL23
Tianwen Tang, Antonio Liscidini:
A 22nm 56TOPS/W 6/8-bit Linearly-scalable R-2R Multiply-and-Accumulate Architecture with 2.2ns Latency. ESSCIRC 2023: 473-476

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.