"High-bit-rate low-power decision circuit using InP/InGaAs HBT technology ..."

Kiyoshi Ishii et al. (2004)

> Home

Details and statistics

DOI: 10.1109/ESSCIR.2004.1356691

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/IshiiNIKHES04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/IshiiNIKHES04
Kiyoshi Ishii, Hideyuki Nosaka, Minoru Ida, Kenji Kurishima, Michihiro Hirata, Takatorno Enoki, Tsugumichi Shibata:
High-bit-rate low-power decision circuit using InP/InGaAs HBT technology [master-slave D-type flip-flop]. ESSCIRC 2004: 355-358

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.