"Analytic reliability evaluation for fault-tolerant circuit structures on ..."

Jahanzeb Anwer, Marco Platzner (2014)

> Home

Details and statistics

DOI: 10.1109/DFT.2014.6962108

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/AnwerP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/AnwerP14
Jahanzeb Anwer, Marco Platzner:
Analytic reliability evaluation for fault-tolerant circuit structures on FPGAs. DFT 2014: 177-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.