"Exploiting transistor-level reconfiguration to optimize combinational ..."

Michael Raitza et al. (2017)

> Home

Details and statistics

DOI: 10.23919/DATE.2017.7927013

access: closed

type: Conference or Workshop Paper

metadata version: 2024-05-07

- view
  authority control:
- export record
  dblp key:
  - conf/date/RaitzaKVWTMW17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RaitzaKVWTMW17
Michael Raitza, Akash Kumar, Marcus Völp, Dennis Walter, Jens Trommer, Thomas Mikolajick, Walter M. Weber:
Exploiting transistor-level reconfiguration to optimize combinational circuits. DATE 2017: 338-343

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.