"High-level modeling and synthesis for embedded FPGAs."

Xiaolin Chen et al. (2013)

> Home

Details and statistics

DOI: 10.7873/DATE.2013.318

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  authority control:
- export record
  dblp key:
  - conf/date/ChenLSCCAN13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/ChenLSCCAN13
Xiaolin Chen, Shuai Li, Jochen Schleifer, Thomas Coenen, Anupam Chattopadhyay, Gerd Ascheid, Tobias G. Noll:
High-level modeling and synthesis for embedded FPGAs. DATE 2013: 1565-1570

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.