"An optimal gate design for the synthesis of ternary logic circuits."

Sunmean Kim, Taeho Lim, Seokhyeong Kang (2018)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2018.8297369

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-19

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/KimLK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/KimLK18
Sunmean Kim, Taeho Lim, Seokhyeong Kang:
An optimal gate design for the synthesis of ternary logic circuits. ASP-DAC 2018: 476-481

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.