"Efficient Evaluation of Power/Area/Latency Design Trade-Offs for ..."

Dmitrij Kissler, Frank Hannig, Jürgen Teich (2011)

> Home

Details and statistics

DOI: 10.1166/JOLPE.2011.1114

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jolpe/KisslerHT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jolpe/KisslerHT11
Dmitrij Kissler, Frank Hannig, Jürgen Teich:
Efficient Evaluation of Power/Area/Latency Design Trade-Offs for Coarse-Grained Reconfigurable Processor Arrays. J. Low Power Electron. 7(1): 29-40 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.