"Development of a Testbench for Validation of DMT and DT2 Fault-Tolerant ..."

Michel Pignol et al. (2008)

> Home

Details and statistics

DOI: 10.1109/IOLTS.2008.24

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/iolts/PignolPCBE08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iolts/PignolPCBE08
Michel Pignol, Thierry Parrain, Vincent Claverie, Christian Boléat, Guy Estaves:
Development of a Testbench for Validation of DMT and DT2 Fault-Tolerant Architectures on SOI PowerPC7448. IOLTS 2008: 182-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.