The Princeton University behavioral synthesis system

Kurt Keutzer. Three competing design methodologies for ASICs: architectural synthesis, logic synthesis and module generation. In Proceedings, 26th Design Automation Conference, pages 308--313. ACM/IEEE, June 1989.

Wayne Wolf, Andr6s Takach, and Tien-Chien Lee. Architectural optimization methods for controldominated machines. In Raul Camposano and Wayne Wolf, editors, High-Level VLSI Synthesis. Kluwer Academic Publishers, 1991.

Andr6s Takach, Wayne Wolf, and Miriam Leeser. An automaton model for scheduling constraints. Technical Report CE-W92-16, Princeton University, February 1992. Submitted to IEEE Transactions on Computers.

D. E. Thomas, E. D. Lagnese, R. A. Walker, J. A. Nestor, j. V. Rajan, and R. L. Blackburn. Algorithmic andRegiter-Transf er Level Synthesis: The System Architect's Workbench. Kluwer Academic Publishers, Boston, 1990.

Alice C. Parker, Jorge T. Pizarro, and Mitch Mlinar. MAHA: a program for datapath synthesis. In Proceedings, 23th Design Automation Conference, pages 461-466. ACM/IEEE, June 1986.

Wolfgang Rosentiel and Raul Camposano. Synthesizing circuits from behavioral level specifications. In C. J. Koomen and T. Moto-oka, editors, Computer Hardware Description Languages and their Applications, pages 391-403. Elsevier Science Publishers B. V., 1985.

R. K. Brayton, R. Camposano, G. De Micheli, R. H. J. M. Otten, and J. van Eijndhoven. The Yorktown Silicon Compiler. In Daniel D. Gajski, editor, Silicon Compilation, pages 204-310. Addison-Wesley, 1988.

P. G. Paulin and J. P. Knight. Force-directed scheduling for the behavioral synthesis of asics. IEEE Transactions on Computer-AidedDesign oflntegrated Circuits and Systems, 8(6):661-679, June 1989.

Dirk Lanneer, Stefaan Note, Francis Depuydt, Marc Pauwels, Francky Catthoor, Gert Goossens, and Hugo De Man. Architectural synthesis for medium and high throughput signal processing with the new CATHEDRAL environment. In Raul Camposano and Wayne Wolf, editors, High-Level VLSI Synthesis. Kluwer Academic Publishers, Norwell MA, 1991.

Fathy F. Yassa, Jefferey R. Jasica, Richard i. Hartley, and Sharbel E. Noujaim. A silicon compiler for digital signal processing" methodology, implementation, and applications. Proceedings of the IEEE, 75(9): 1272-1282, September 1987.

Raul Camposano. Path scheduling for synthesis. IEEE Transactions on CAD/ICAS, 10(1):85-93, January 1991.

D. E. Thomas and T. E. Fuhrman. Industrial uses of the System Architect's Workbench. In Raul Camposano and Wayne Wolf, editors, High-Level VLSI Synthesis. Kluwer Academic Publishers, Norwell MA, 1991.

G. De Micheli, D. Ku, F. Mailhot, and T. Truong. The Olympus synthesis system. IEEE Design & Test of Computers, pages 37-53, October 1990.

Edward A. Snow. Automation of Module Set Independent Register-Transfer Level Design. PhD thesis, Carnegie-Mellon University, April 1978.

Michael C. McFarland, S.J. The Value Trace: A database for automated digital design. Master's thesis, Carnegie-Mellon University, December 1978.

David W. Knapp and Alice C. Parker. A data structure for VLSI synthesis and verification. Technical report, Computer Research Institute, University of Southern California, August 1985.

Alex Orailoglu and Daniel D. Gajski. Flow graph representation. In Proceedings, 23th Design Automation Conference, pages 503-509. ACM/IEEE, June 1986.

R. Camposano and W. Rosentiel. Synthesizing circuits from behavioral descriptions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-8(2)" 171-180, February 1989.

Leon Stok. Architectural Synthesis and Optimization ofDigitalSystems. PhD thesis, Eindhoven University of Technology, July 1991.

David K. Probstand Hon F. Li. Using partial-order semantics to avoid the state explosion problem in asynchronous systems. In Robert Kurshan and E. M. Clarke, editors, Workshop on Computer-Aided Verification. DIMACS, 1990.

Srinivas Devadas and Kurt Keutzer. An automatatheoretic approach to behavioral equivalence. In Proceedings, ICCAD-90, pages 30-33. IEEE Computer Society Press, 1990.

Jeanne Ferrante, Karl J. Ottenstein, and Joe D. Warren. The program dependence graph and its use in optimization. ACM Transactions on Programming Languages and Systems, 9(3):319-349, July 1987.

Ephrem Wu and Wayne Wolf. Fine-grained parallelism extraction for high-level synthesis. Submitted to Jounal of Computer and Software Engineering, February 1992.

Wayne H. Wolf and Alfred E. Dunlop. Symbolic layout and compaction. In Bryan T. Preas and Michael J. Lorenzetti, editors, Physical Design Automation of VLSI Systems, chapter 6, pages 211-281. Benjamin- Cummings, 1988.

Andr6s R. Takach and Wayne Wolf. Modular scheduling constraint specification. In Proceedings, ISCAS '92. IEEE Circuits and Systems Society, 1992.