skip to main content
10.5555/857198.857958acmconferencesArticle/Chapter ViewAbstractPublication PagesesweekConference Proceedingsconference-collections
Article
Free access

Real-Time Task Scheduling for a Variable Voltage Processor

Published: 01 November 1999 Publication History

Abstract

This paper presents a real-time task scheduling technique with a variable voltage processor which can vary its supply voltage dynamically. Using such a processor, running tasks with a low supply voltage leads to drastic power reduction. However, reducing the supply voltage may violate real-time constraints. In this paper, we propose a scheduling technique which simultaneously assigns both CPU time and a supply voltage to each task so as to minimize total energy consumption while satisfying all real-time constraints. Experimental results demonstrate effectiveness of the proposed technique.

References

[1]
{1} I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava. "Power Optimization of Variable Voltage Core-based Systems". In Design Automation Conference, 1998.
[2]
{2} I. Hong, M. Potkonjak, and M. B. Srivastava. "On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processor". In Proc. of ICCAD-98, pages 653-656, 1998.
[3]
{3} T. Ishihara and H. Yasuura. "Voltage Scheduling Problem for Dynamically Variable Voltage Processors". In Proc. of International Symposium on Low Power Electronics and Design(ISPLED'98) , pages 197-202, August 1998.
[4]
{4} E. Lawler. "Optimal Sequencing of a Single Machine Subject to Precedence Constraints". Managements Science, 19, 1973.
[5]
{5} C. L. Liu and J. Layland. "Scheduling Algorithms for Multiprogramming in a Hard Real-time Environment". Journal of the ACM, 20(1):46-61, 1973.
[6]
{6} P. Bratley, M. Florian, and P. Robillard. "Scheduling with Earliest Start and Due Date Constraints". Naval Research Logistics Quarterly, 18(4), 1971.
[7]
{7} T. Ishihara and H. Yasuura. "Optimization of Supply Voltage Assignment for Power Reduction on Processor-Based Systems". In Proc. of SASIMI '97, pages 51-58, 1997.
[8]
{8} T. Ishihara and H. Yasuura. "Programmable Power Management Architecture for Power Reduction". IEICE Transaction on Electronics, E81-C(9), September 1998.
[9]
{9} W. Horn. "Some Simple Scheduling Algorithms". Naval Research Logistics Quarterly, 21, 1974.

Cited By

View all

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
ISSS '99: Proceedings of the 12th international symposium on System synthesis
November 1999
133 pages
ISBN:076950356X

Sponsors

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 November 1999

Check for updates

Qualifiers

  • Article

Conference

ISSS99
Sponsor:

Acceptance Rates

Overall Acceptance Rate 38 of 71 submissions, 54%

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)44
  • Downloads (Last 6 weeks)6
Reflects downloads up to 10 Feb 2025

Other Metrics

Citations

Cited By

View all

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media