Contrasts in physical design between LSI and VLSI
Abstract
In the last five years, there has been rapid growth in logic and memory chip circuit density. The number of different digital processors and the typical size of such processors has also grown. With all this growth, alternatives in VLSI design style as well as packaging have to be considered. These consist, on the one hand, of powerful automated placement and wiring routines, indispensable on large regular package images, and, on the other, of techniques facilitating rapid, interactive adaptation of functional logic design to the layout and interconnection of “macros” on large chips. Some results from study of each method are presented.
References
[1]
W. R. Heller and S. Triebwasser, "Design of Digital Systems in LSI," Proc. Int. Conf. on Circuits and Computers, 1980, pp. 90-92.
[2]
S-1 Project Staff, "Advanced Digital Computing Technology Base Development for Navy Applications: The S-1 Project," Prepared for the Naval Systems Division, Office of Naval Research and the Research and Technology Directorate, Naval Electronics Systems Command, September 30, 1978 (UCID18038).
[3]
J. Darringer, L. Trevillyan, W. Joyner, L. Berman, "Experiments in Logic Synthesis," IEEE International Conference on Circuits and Computers, 1980, pp. 234-237.
[4]
W. E. Donath and R. B. Hitchcock, "Path Lengths in Combinational Computer Logic Graphs," IBM T. J. Watson Research Center, Yorktown Heights, NY, 1971, Report RC3383.
[5]
E. B. Eichelberger and T. W. Williams, "A Logic Design Structure for LSI Testability," Proc. 14th Design Automation Conference, 1977, pp. 462-468.
[6]
J. Boney, "Advanced Concepts for VLSI Design for Testability," Proc. Inter. Symposium on Circuits and Systems, (IEEE), 1980, pp. 265-270.
[7]
K. A. Duke and K. Maling, "ALEX: A Conversational, Hierarchical Design System," Proceedings 15th Design Automation Conference, 1980, pp. 318-327.
[8]
G. M. Koppelman and K. Maling, "Verifying Deep Logic Hierarchies with ALEX," Proceedings 15th Design Automation Conference, 1980, pp. 328-335.
[9]
T. M. McWilliams, "The SCALD Timing, Verifier: A New Approach to Timing Constraints in Digital Systems," Proceedings IEEE International Symposium on Circuits and Systems, 1980, pp. 415-423.
[10]
J. D. Williams, "Sticks - A New Approach to LSI Design," M.S.E.E. Thesis, Dept. of Elect. Engr., MIT, June 1977.
[11]
M. Y. Hsueh and D. O. Pederson, "Computer Aided Layout of LSI Circuit Building Blocks," Proceedings International Symposium on Circuits and Systems, 1979, pp. 474-477.
[12]
W. Lattin, "VLSI Design Methodology, the Problem of the 80's for Microprocessor Design," Proc. First Caltech Conference on VLSI, January 1979, pp. 247-252.
[13]
W. E. Donath, "Placement and Average Interconnection Lengths of Computer Logic," IEEE Trans. on Circuits and Systems, CAS-26 (1979), pp. 272-277.
[14]
E. N. Gilbert, "Random Minimal Trees," SIAM Journal of Appl. Math. 13 1965, pp. 376-387.
[15]
W. R. Heller, W. E. Donath and W. F. Mikhail, "Prediction of Wiring Space Requirements in LSI," Journal of Design Automation and Fault Tolerant Computing, 1978, pp. 117-144.
[16]
C. Davis, G. Maley, P. Simmons, H. Stoller, R. Warren, and T. Wohr, "IBM System/370 Bipolar Gate Array Microprocessor Chip," Proceedings IEEE International Conference on Circuits and Computers, 1981, pp. 669-673.
[17]
A. H. Dansky, "Bipolar Circuit Design for VLSI Gate Arrays," Proceedings IEEE International Conference on Circuits and Computers, 1981, pp. 674-677.
[18]
K. H. Khokhani and A. M. Patel, "The Chip Layout Problem: A Placement Procedure for LSI," Proceedings 14th Design Automation Conference, 1977, pp. 291-296.
[19]
K. A. Chen, M. Feuer, K. H. Khokhani, N. Nan, and S. Schmidt, "The Chip Layout Problem: An Automatic Wiring Procedure," 14th Design Automation Conference, 1977, pp. 297-302.
[20]
M. Feuer, K. H. Khokhani, and D. A. Mehta, "The Layout and Wiring of a VLSI Microprocessor," Proceedings IEEE International Conference on Circuits and Computers, 1981, pp. 678-679.
[21]
W. R. Heller, "Wirability of Logic Circuit Packages in LSI and VLSI," Proceedings Third International Computer Software and Applications Conference (IEEE), 1979, pp. 95-100.
[22]
C. Mead and L. Conway, "An Introduction to VLSI Systems," Addison Wesley, 1979.
[23]
W. R. Heller, "An Algorithm for Chip Planning," Caltech SSP Memo 2806, May l979.
[24]
Proceedings Second Caltech Conference on VLSI, January 1981.
Index Terms
- Contrasts in physical design between LSI and VLSI
Comments
Information & Contributors
Information
Published In
June 1981
899 pages
Sponsors
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE-CS\DATC: IEEE Computer Society
Publisher
IEEE Press
Publication History
Published: 29 June 1981
Check for updates
Qualifiers
- Article
Acceptance Rates
Overall Acceptance Rate 1,770 of 5,499 submissions, 32%
Upcoming Conference
DAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 165Total Downloads
- Downloads (Last 12 months)19
- Downloads (Last 6 weeks)2
Reflects downloads up to 14 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in