Article

Free access

What is the cost of delay insensitivity?

Authors:

Alex Kondratyev,

Jordi Cortadella,

Luciano Lavagno,

Alexander YakovlevAuthors Info & Claims

ICCAD '99: Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design

Pages 316 - 323

Published: 07 November 1999 Publication History

Abstract

Deep submicron technology calls for new design techniques, in which wire and gate delays are accounted to have equal or nearly equal effect on circuit behaviour. Asynchronous speed-independent (SI) circuits, whose behaviour is only robust to gate delay variations, may be too optimistic. On the other hand, building circuits totally delay-insensitive (DI), for both gates and wires, is impractical. The paper presents an approach for automated synthesis of globally DI and locally SI circuits. It is based on order relaxation, a simple graphical transformation of a circuit's behavioural specification, for which Signal Transition Graph, an interpreted Petri net, is used. The method is successfully tested on a set of benchmarks and a realistic design example. It proves effective showing average cost of DI interfacing at about 40% for area and 20% for speed.

References

[1]

Kees van Berkel. Handshake Circuits: an Asynchronous Architecture for VLSI Programming, volume 5 of International Series on Parallel Computation. Cambridge University Press, 1993.

Digital Library

[2]

T.-A. Chu. Synthesis of Self-timed VLSI Circuits from Graphtheoretic Specifications. PhD thesis, MIT, June 1987.

[3]

J. Cortadella, M. Kishinevsky, A.Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems, ES0-D(3):315-325, March 1997.

[4]

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Taubin, and A. Yakovlev. Lazy transition systems: application to timing optimization of asynchronous circuits. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 324-331, November 1998.

Digital Library

[5]

D.J. Kinniment, B. Gao, A. V. Yakovlev, and E Xia. Toward asynchronous A-D conversion. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 206-215, 1998.

Digital Library

[6]

M. Kishinevsky and Christian Nielsen. Naive design of an unbounded stack. Presentation at the Dagstuhl Seminar on Self-Timed Design, 1992.

[7]

Luciano Lavagno and Alberto Sangiovanni-Vincentelli. Algorithms for Synthesis and Testing of Asynchronous Circuits. Kluwer Academic Publishers, 1993.

Digital Library

[8]

Alain J. Martin. Compiling communicating processes into delayinsensitive VLSI circuits. Distributed Computing, 1(4):226-234, 1986.

[9]

Steven M. Nowick and David L. Dill. Automatic synthesis of locally-clocked asynchronous state machines. In Proc. International Conf. Computer-Aided Design (ICCAD), pages 318-321. IEEE Computer Society Press, November 1991.

[10]

R.H.J.M. Otten and R.K. Brayton. Planning for performance. In Proceedings of the Design Automation Conference, June 1998.

Digital Library

[11]

Fred U. Rosenberger, Charles E. Molnar, Thomas J. Chaney, and Ting-Pien Fang. Q-modules: Internally clocked delay-insensitive modules. IEEE Transactions on Computers, C-37(9):1005-1018, September 1988.

Digital Library

[12]

S.-H.Chung and S.B. Furber. The design of the control circuits for an asynchronous instruction prefetch unit using STGs. In Proc. Second Int. Workshop on Hardware Design and Petrin Nets (HWPN' 99), Williamsburg, VA, pages 131-148, June 1999.

[13]

H. Saito, A.Kondratyev, J. Cortadella, L. Lavagno, and A. Yakovlev. What is the cost of delay insensitivity? Technical Report 99-2-004, The University of Aizu, August 1999.

[14]

C.L. Seitz. Chapter 7. In C. Mead and L. Conway, editors, Introduction to VLSI Systems. Addison Wesley, 1981.

[15]

Ken Stevens, Shai Rotem, Steven M. Burns, Jordi Cortadella, Ran Ginosar, Michael Kishinevsky, and Marly Roncken. Cad directions for high performance asynchronous circuits. In Proceedings of the Design Automation Conference, pages 116-121, June 1999.

Digital Library

[16]

Mishell J. Stucki, Severo M. Ornstein, and Wesley A. Clark. Logical design of macromodules. In AFIPS Conference Proceedings: 1967 Spring Joint Computer Conference, volume 30, pages 357- 364, Atlantic City, NJ, 1967. Academic Press.

Digital Library

[17]

Ivan E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989.

Digital Library

[18]

D. Sylvester and K. Keutzer. Getting to the bottom of deep submicron. In Proceedings of the International Conference on Computer- Aided Design, November 1998.

Digital Library

[19]

J. T. Udding. A formal model for defining and classifying delayinsensitive circuits and systems. Distributed Computing, 1:197- 204, 1986.

[20]

Tom Verhoeff. Delay-insensitive codes--an overview. Distributed Computing, 3(1): 1-8, 1988.

Digital Library

[21]

Kenneth Y. Yun and David L. Dill. Automatic synthesis of 3D asynchronous state machines. In Proc. International Conf. Computer- Aided Design (ICCAD), pages 576-580. IEEE Computer Society Press, November 1992.

Digital Library

[22]

Kenneth Y. Yun and David L. Dill. A high-performance asynchronous SCSI controller. In Proc. International Conf. Computer Design (ICCD), pages 44-49. IEEE Computer Society Press, 1995.

Digital Library

Cited By

Baz AShang DXia FYakovlev A(2010)Self-timed SRAM for energy harvesting systemsProceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation10.5555/1950238.1950252(105-115)Online publication date: 7-Sep-2010
https://dl.acm.org/doi/10.5555/1950238.1950252
Shang DXia FGolubcovs SYakovlev A(2009)The magic rule of tilesProceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/978-3-642-11802-9_33(286-296)Online publication date: 9-Sep-2009
https://dl.acm.org/doi/10.1007/978-3-642-11802-9_33
Sokolov DBystrov AYakovlev A(2003)STG Optimisation in the Direct Mapping of Asynchronous CircuitsProceedings of the conference on Design, Automation and Test in Europe - Volume 110.5555/789083.1022843Online publication date: 3-Mar-2003
https://dl.acm.org/doi/10.5555/789083.1022843
Show More Cited By

Index Terms

What is the cost of delay insensitivity?

Recommendations

Stretching quasi delay insensitivity by means of extended isochronic forks
ASYNC '95: Proceedings of the 2nd Working Conference on Asynchronous Design Methodologies

Handshake circuits can be mapped onto QDI circuits using generic standard-cells only. Despite several interesting optimizations, the resulting circuits are large. By extending the isochronic-fork assumption, we arrive at a class of asynchronous circuits ...
Delay-Insensitivity and Semi-Modularity

The study of asynchronous circuit behaviors in the presence of component and wire delays has received a great deal of attention. In this paper, we consider asynchronous circuits whose components can be any non-deterministic sequential machines of the Moore ...
Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs

Reversible logic has shown potential to have extensive applications in emerging technologies such as quantum computing, optical computing, quantum dot cellular automata as well as ultra low power VLSI circuits. Recently, several researchers have focused ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '99: Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design

November 1999

613 pages

ISBN:0780358325

Sponsors

IEEE-EDS: Electronic Devices Society
SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems
IEEE-CS: Computer Society

Publisher

IEEE Press

Publication History

Published: 07 November 1999

Check for updates

Qualifiers

Article

Conference

ICCAD '99

Sponsor:

IEEE-EDS
SIGDA
IEEE-CAS
IEEE-CS

ICCAD '99: The International Conference on Computer Aided Design.

November 7 - 11, 1999

California, San Jose, USA

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
231
Total Downloads

Downloads (Last 12 months)15
Downloads (Last 6 weeks)6

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Baz AShang DXia FYakovlev A(2010)Self-timed SRAM for energy harvesting systemsProceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation10.5555/1950238.1950252(105-115)Online publication date: 7-Sep-2010
https://dl.acm.org/doi/10.5555/1950238.1950252
Shang DXia FGolubcovs SYakovlev A(2009)The magic rule of tilesProceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation10.1007/978-3-642-11802-9_33(286-296)Online publication date: 9-Sep-2009
https://dl.acm.org/doi/10.1007/978-3-642-11802-9_33
Sokolov DBystrov AYakovlev A(2003)STG Optimisation in the Direct Mapping of Asynchronous CircuitsProceedings of the conference on Design, Automation and Test in Europe - Volume 110.5555/789083.1022843Online publication date: 3-Mar-2003
https://dl.acm.org/doi/10.5555/789083.1022843
Saito HNanya TKondratyev A(2002)Design of Asynchronous Controllers with Delay Insensitive InterfaceProceedings of the 2002 Asia and South Pacific Design Automation Conference10.5555/832284.835477Online publication date: 7-Jan-2002
https://dl.acm.org/doi/10.5555/832284.835477

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents