Process variation aware data management for magnetic skyrmions racetrack memory
Authors: 
Fan Chen, Zheng Li, Wang Kang, 
Weisheng Zhao, Hai Li, Yiran ChenAuthors Info & Claims
Fan Chen, Zheng Li, Wang Kang, Weisheng Zhao, Hai Li, Yiran ChenAuthors Info & ClaimsPages 221 - 226
Abstract
Skyrmions racetrack memory (SKM) has been identified as a promising candidate for future on-chip cache. Similar to many other nanoscale technologies, process variations also adversely impact the reliability and performance of SKM cache. In this work, we propose the first holistic solution for employing SKM as last-level caches. We first present a novel SKM cache architecture and a physical-to-logic mapping scheme based on our comprehensive analysis on working mechanism of SKM. We then model the impact of process variations on SKM cache performance. By leveraging the developed model, we propose a process variation aware data management technique to minimize the performance degradation of SKM cache incurred by process variations. Experimental results show that the proposed SKM cache can achieve a geometric mean of 1.28× IPC improvement, 2× density increase, and 23% energy reduction compared to Domain Wall racetrack memory (DWM) under the same area constraint across 15 workloads. In addition, our dynamic data management technique can further improve the system IPC by 25% w.r.t. the worst-case design.
References
[1]
Agam Shah, "IBM's 24-core Power9 chip: 5 things you need to know," 2016-08-23.
[2]
YG. Choi, et al., "Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache," in DAC, 2011.
[3]
Z. Sun, et al., "Cross-layer racetrack memory design for ultra high density and low power consumption," in DAC, 2013.
[4]
R. Venkatesan, et al., "TapeCache: a high density, energy efficient cache based on domain wall memory," in islped, 2012.
[5]
R. Venkatesan, et al., "Stag: Spintronic-tape architecture for gpgpu cache hierarchies," in ISCA, 2014.
[6]
M. Mao, et al., "Exploration of GPGPU register file architecture using domain-wall-shift-write based racetrack memory," in DAC, 2014.
[7]
R. Venkatesan, et al., "DWM-TAPESTRI-an energy efficient all-spin cache using domain wall shift based writes," in DATE, 2013.
[8]
S. Wang, et al., "Performance-centric register file design for GPUs using racetrack memory," in ASP-DAC, 2016.
[9]
A. Fert, et al., "Skyrmions on the track," in Nat. Nanotechnol. 8, 152-156 (2013).
[10]
K. Wataru, et al., "Memory functions of magnetic skyrmions," in Jpn. J. Appl. Phys., 54, 053001 (2015).
[11]
W. Kang, et al., "Skyrmion-Electronics: An Overview and Outlook," in Proceedings of the IEEE 104.10 (2016): 2040-2061.
[12]
R. Wiesendanger, et al., "Nanoscale magnetic skyrmions in metallic films and multilayers: a new twist for spintronics," in Nature Reviews Materials 1 (2016): 16044.
[13]
A. V. Khvalkovskiy, et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion," in Physical Review B 87.2 (2013): 020402.
[14]
Y. Chen, et al., "Processor caches built using multi-level spin-transfer torque ram cells," in ISLPED, 2011.
[15]
C. Augustine, et al., "Numerical analysis of domain wall propagation for dense memory arrays," in IEDM, 2011.
[16]
Z. Azim, et al., "Skyrmion Sensor based Low Power Global Interconnects," in IEEE Transactions on Magnetics, 2016.
[17]
G. Yin, et al., "Topological charge analysis of ultrafast single skyrmion creation," in Physical Review B 93.17 (2016): 174403.
[18]
Sampaio, J., et al., "Nucleation, stability and current-induced motion of isolated magnetic skyrmions in nanostructures," in Nature nanotechnology 8.11 (2013): 839-844.
[19]
SR. Sarangi, et al., "VARIUS: A model of process variation and resulting timing errors for microarchitects," in IEEE Transactions on Semiconductor Manufacturing, 21.1 (2008): 3-13.
[20]
Y. Zhou, et al., "Asymmetric-access aware optimization for STT-RAM caches with process variations," in GLSVISI, 2013.
[21]
K. Kuhn, et al., "Managing Process Variation in Intel's 45nm CMOS Technology," in Intel Technology Journal, 12.2 (2008).
[22]
R. Ihaka, et al., "R: a language for data analysis and graphics," in Journal of computational and graphical statistics, 5.3 (1996): 299-314.
[23]
PJ. Ribeiro Jr, et al., "geoR: a package for geostatistical analysis," in R news, 1.2 (2001): 14-18.
[24]
Spec2006 benchmarks. http://www.spec.org/cpu2006/.
[25]
S. Berkowits, "Pin-a dynamic binary instrumentation tool," Intel Developer Zone 2012.
[26]
X. Dong, et al., "NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory," in IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 31, no. 7, pp. 994--1007, Jul. 2012.
Recommendations
Process variation aware data management for magnetic skyrmions racetrack memory
2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC)Skyrmions racetrack memory (SKM) has been identified as a promising candidate for future on-chip cache. Similar to many other nanoscale technologies, process variations also adversely impact the reliability and performance of SKM cache. In this work, we ...
Working with process variation aware caches
DATE '07: Proceedings of the conference on Design, automation and test in EuropeDeep-submicron designs have to take care of process variation effects as variations in critical process parameters result in large variations in access latencies of hardware components. This is severe in the case of memory components as minimum sized ...
Process variation aware data management for STT-RAM cache design
ISLPED '12: Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and designThe spin-transfer torque random access memory (STT-RAM) has gained increasing attentions for its high density, fast read access, zero standby power, and good scalability. The recently proposed retention-relax design further improves STT-RAM write access ...
Comments
Information & Contributors
Information
Published In
Sponsors
- IEEE Circuits and Systems Society
- SIGDA: ACM Special Interest Group on Design Automation
- IEEE Council on Electronic Design Automation (CEDA)
Publisher
IEEE Press
Publication History
Published: 22 January 2018
Check for updates
Qualifiers
- Research-article
Conference
ASPDAC '18
Sponsor:
ASPDAC '18: 23rd Asia and South Pacific Design Automation Conference
January 22 - 25, 2018
Jeju, Republic of Korea
Acceptance Rates
Overall Acceptance Rate 466 of 1,454 submissions, 32%
Upcoming Conference
ASPDAC '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 122Total Downloads
- Downloads (Last 12 months)4
- Downloads (Last 6 weeks)1
Reflects downloads up to 14 Sep 2024
Other Metrics
Citations
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in