skip to main content
10.5555/2755753.2755844acmconferencesArticle/Chapter ViewAbstractPublication PagesdateConference Proceedingsconference-collections
research-article

Silicon proof of the intelligent analog IP design flow for flexible automotive components

Published: 09 March 2015 Publication History

Abstract

In this brief paper we present the successful silicon validation of the Intelligent Analog IP (IIP) design flow applied to the design of a SMART sensor IC for automotive requirements. Using a library of reconfigurable and robust analog IP we fast create parameterized cells up to high complexity levels including the corresponding layouts. This allows us (1) to overcome time-consuming handcrafted analog re-design cycles, (2) to include the effects of layout parasitics into the optimization loop, and thus (3) to fast achieve different specifications even for multiple technologies. We show that the IIP design flow leads to a strong improvement of design efficiency, silicon performance, and yield.

References

[1]
Gielen, Georges G. E.; Rutenbar, Rob A., "Computer-aided design of analog and mixed-signal integrated circuits," Proceedings of the IEEE 88.12, pp. 1825--1854, December 2000.
[2]
H. Graeb, F. Balasa, R. Castro-Lopez, Y.-W. Chang, F. V. Fernandez, P.-H. Lin and M. Strasser, "Analog Layout Synthesis - Recent Adwances in Topological Approaches," Proceedings of the Conference on Design, Automation and Test in Europe, 2009.
[3]
T. Reich, U. Eichler, K.-H. Rooch and R. Buhl, "Design of a 12-bit cyclic RSD ADC Sensor Interface IC using the Intelligent Analog IP Library," ANALOG 2013 - Entwicklung von Analogschaltungen mit CAE-Methoden, March 2013.
[4]
MunEDA. {Online}. Available: www.muneda.com.
[5]
Cadence. {Online}. Available: http://www.cadence.com.
[6]
Reich, T., Dimov, B., Lang, C, Boos, V., Hennig, E., "A post-layout optimization method with automatic device type selection for BiCMOS analog circuits," Proc. of 16th IEEE ICECS, pp. 803--806, December 2009.
[7]
H. Graeb, S. Zizala, J. Eckmueller and K. Antreich, "The sizing rules method for analog integrated circuit design," Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, pp. 343--349, November 2001.
[8]
A. Hastings, The art of analog layout, Prentice Hall, 2006.
[9]
AG, X-FAB Semiconductor Foundation, "datasheet on 0.18 μm-CMOS process," 2012. {Online}. Available: http://www.xfab.com.

Recommendations

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences
DATE '15: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition
March 2015
1827 pages
ISBN:9783981537048

Sponsors

Publisher

EDA Consortium

San Jose, CA, United States

Publication History

Published: 09 March 2015

Check for updates

Author Tags

  1. design flow
  2. intelligent IP
  3. optimization
  4. post-layout
  5. reuse
  6. yield

Qualifiers

  • Research-article

Conference

DATE '15
Sponsor:
  • EDAA
  • EDAC
  • SIGDA
  • Russian Acadamy of Sciences
DATE '15: Design, Automation and Test in Europe
March 9 - 13, 2015
Grenoble, France

Acceptance Rates

DATE '15 Paper Acceptance Rate 206 of 915 submissions, 23%;
Overall Acceptance Rate 518 of 1,794 submissions, 29%

Upcoming Conference

DATE '25
Design, Automation and Test in Europe
March 31 - April 2, 2025
Lyon , France

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • 0
    Total Citations
  • 36
    Total Downloads
  • Downloads (Last 12 months)1
  • Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025

Other Metrics

Citations

View Options

Login options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media