Cited By
View all- Kahng AKang SLi JPineda De Gyvez J(2015)An Improved Methodology for Resilient Design ImplementationACM Transactions on Design Automation of Electronic Systems10.1145/274946220:4(1-26)Online publication date: 28-Sep-2015
Stochastic analysis of Bubble Razor
Article No.: 109, Pages 1 - 6
Abstract
Bubble Razor has been proposed to eliminate required timing margins in synchronous design caused by increasing delay variation due to process variation and aging. However, the theoretical analysis of its performance under variability is unknown. This paper presents a Markov Chain model to describe the behavior of Bubble Razor. Using this model, we analyze its performance and provide an optimizing strategy to maximize its benefits.
References
[1]
M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano and M. Shimura, "Dynamic voltage and frequency management for a low-power embedded microprocessor," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 28--35, 2005.
[2]
K. Hirair, Y. Okuma, H. Fuketa, T. Yasufuku, M. Takamiya, M. Nomura, H. Shinohara and T. Sakurai, "13% power reduction in 16b integer unit in 40nm CMOS by adaptive power supply voltage control with parity-based error prediction and detection (pepd) and fully integrated digital LDO," in IEEE ISSCC, 2012.
[3]
D. Ernst, N. S. Kim, S. Das, S. Pant, R. Rao, T. Pham, C. Ziesler, D. Blaauw, T. Austin, K. Flautner and T. Mudge, "Razor: A low-power pipelined based on circuit-level timing speculation," in Proc. 36th IEEE/ACM Int. Symp. Microarchitecture (Micro-36), 2003.
[4]
J. Park, A. Chaudhari and J. A. Abraham, "Non-speculative double-sampling technique to increase energy-efficiency in a high-performance processor," in DATE, 2013.
[5]
S. Kim, I. Kwon, D. Fick, M. Kim, Y.-P. Chen and D. Sylvester, "Razorlite: A side-channel error-detection register for timing-margin recovery in 45nm SOI CMOS," in ISSCC, 2013.
[6]
C. Tokunaga, S. Pant, W.-H. Ma, S. Kalaiselvan, K. Lai, D. Bull and D. Blaauw, "Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance," IEEE Journal of Solid-State Circuits, vol. 44, no. 1, pp. 32--48, 2009.
[7]
M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw and D. Sylvester, "Bubble Razor: An architecture-independent approach to timing-error detection and correction," in ISSCC, 2012.
[8]
M. Fojtik, D. Fick, Y. Kim, N. Pinckney, D. Harris, D. Blaauw and D. Sylvester, "Bubble Razor: Eliminating Timing Margins in an ARM Cortex-M3 Processor in 45 nm CMOS Using Architecturally Independent Error Detection and Correction," IEEE Journal of Solid-State Circuits, vol. 48, no. 1, pp. 66--81, 2013.
[9]
B. Zhai, S. Hanson, D. Blaauw and D. Sylvester, "Analysis and Mitigation of Variability in Subthreshold Design," in ISLPED, 2005.
[10]
Y. S. Schwartz and S. C. Yeh, "On the distribution function and moments of power sums with log-normal components," Bell Syst. Tech. J., vol. 61, no. 7, 1982.
[11]
A. Chandrakasan and J. Kwong, "Variation-driven Device Sizing for Minimum Energy Sub-threshold Circuits," in ISLPED, 2006.
[12]
T.-T. Liu and J. Rabaey, "Statistical Analysis and Optimization of Asynchronous Digital Circuits," in 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), 2012.
Recommendations
Scalability and process induced variation analysis of polarity controlled silicon nanowire transistor
In this paper, we present scalability and process induced variation analysis of polarity gate silicon nanowire field-effect transistor. 3D simulation results show that the PGFET offers significant reduction in short channel effects and variability due ...
Coarse-grained bubble razor to exploit the potential of two-phase transparent latch designs
DATE '14: Proceedings of the conference on Design, Automation & Test in EuropeTiming margin to cover process variation is one of the most critical factors that limit the amount of supply voltage reduction thereby power consumption. To remove too conservative timing margin, Bubble Razor was introduced to dynamically detect and ...
Implications of fin width scaling on variability and reliability of high-k metal gate FinFETs
In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that ...
Comments
Information & Contributors
Information
Published In
Sponsors
- EDAA: European Design Automation Association
- ECSI
- EDAC: Electronic Design Automation Consortium
- IEEE Council on Electronic Design Automation (CEDA)
- The Russian Academy of Sciences: The Russian Academy of Sciences
In-Cooperation
Publisher
European Design and Automation Association
Leuven, Belgium
Publication History
Published: 24 March 2014
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
DATE '14
Sponsor:
- EDAA
- EDAC
- The Russian Academy of Sciences
Acceptance Rates
Overall Acceptance Rate 518 of 1,794 submissions, 29%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 93Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Nov 2024
Other Metrics
Citations
Cited By
View all- Kahng AKang SLi JPineda De Gyvez J(2015)An Improved Methodology for Resilient Design ImplementationACM Transactions on Design Automation of Electronic Systems10.1145/274946220:4(1-26)Online publication date: 28-Sep-2015
View Options
Get Access
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in