skip to main content
10.5555/1950815.1950905acmconferencesArticle/Chapter ViewAbstractPublication PagesaspdacConference Proceedingsconference-collections
research-article

Fast data-cache modeling for native co-simulation

Published: 25 January 2011 Publication History

Abstract

Efficient design of large multiprocessor embedded systems requires fast, early performance modeling techniques. Native co-simulation has been proposed as a fast solution for evaluating systems in early design steps. Annotated SW execution can be performed in conjunction with a virtual model of the HW platform to generate a complete system simulation. To obtain sufficiently accurate performance estimations, the effect of all the system components, as processor caches, must be considered. ISS-based cache models slow down the simulation speed, greatly reducing the efficiency of native-based co-simulations. To solve the problem, cache modeling techniques for fast native co-simulation have been proposed, but only considering instruction-caches. In this paper, a fast technique for datacache modeling is presented, together with the instrumentation required for its application in native execution. The model allows the designer to obtain cache hit/miss rate estimations with a speed-up of two orders of magnitude with respect to ISS. Miss rate estimation error remains below 5% for representative examples.

References

[1]
Lisa Guerra et al. "Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-verification," in proceedings of 36th Design Automation Conference, 1999.
[2]
C.M. Kirchsteiger, H. Schweitzer, C. Trummer, C. Steger, R. Weiß, M. Pistauer. "A Software Performance Simulation Methodology for Rapid System Architecture Exploration". In proc. of ICECS, 2008.
[3]
J. Castillo, H. Posadas, E. Villar, M. Martínez: Fast Instruction Cache Modeling for Approximate Timed HW/SW Co-Simulation". In proc of GLSVLSI, 2010.
[4]
J.L. Hennessey and D.A. Patterson, "Computer Architecture: a quantitative approach," Morgan Kaufmann Publisher, 1990.
[5]
M. Lajolo, L. Lavagno & A. Sangioanni-Vincentelli: "Fast instruction cache simulation strategies in a HW/SW co-design environment", ASP-DAC 1999
[6]
E.S. Sorenson, J.K. Flanagan. "Cache Characterization Surfaces and Predicting Workload Miss Rates". In proc. of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop.
[7]
J.J. Pieper, A. Mellan, J.M. Paul, D.E. Thomas, F. Karim. "High Level Cache Simulation for Heterogeneous Multiprocessors". In proc. of DAC, 2004.
[8]
N. Tojo, N. Togawa, M. Yanagisawa, T. Ohtsuki. "Exact and Fast L1 Cache Simulation for Embedded Systems". In proc. of ASP-DAC, 2009.
[9]
J. Xue and X. Vera. "Efficient and Accurate Analytical Modeling of Whole-Program Data Cache Behavior", IEEE Transactions On Computers, VOL. 53, 2004
[10]
F. Wolf, J. Staschulat, R. Ernst. "Hybrid Cache Analysis in Running Time Verification of Embedded Software". In Design Automation for Embedded Systems, 2002.
[11]
Xi E. Chen Tor M. Aamodt: "Hybrid Analytical Modeling of Pending Cache Hits, Data Prefetching, and MSHRs", Intern. Symposium on Microarchitecture, (MICRO-41) 2008.
[12]
N. Kroupis, S. Mamagkakis, D. Soudris. "An Estimation Methodology for Designing Instruction Cache Memory of Embedded Systems". IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, 2006.
[13]
DineroIV, http://pages.cs.wisc.edu/~markhill/DineroIV/
[14]
A. Bouchhima, P. Gerin, F. Pétrot. "Automatic Instrumentation of Embedded Software for High Level Hardware/Software Co-Simulation". ASP-DAC 2009
[15]
C.M. Kirchsteiger, H. Schweitzer, C. Trummer, C. Steger, R. Weiß, M. Pistauer. "A Software Performance Simulation Methodology for Rapid System Architecture Exploration". In proc. of ICECS, 2008.
[16]
A. Pedram & A. Gerslauer: "Modeling Cache effects at the transaction level". Proc of IESS, 2009.
[17]
Edward D. Willink. "Meta-Compilation for C++". PhD thesis, University of Surrey, June 2001
[18]
TLM2.0 standard. http://www.systemc.org
[19]
SystemC. IEEE-1666 standard http://www.systemc.org
[20]
RedHat "Newlib" library. http://sourceware.org/newlib
[21]
ARM920T Technical Reference Manual, chapter 4. (http://www.arm.com/).
[22]
Executable and Linkable Format, version 1.2. TIS committee http://pdos.csail.mit.edu/6.828/2005/readings/elf.pdf
[23]
L. Diaz, H. Posadas and E. Villar, "Obtaining Memory Address Traces from Native Co-Simulation for Data Cache Modeling in SystemC". DCIS'10.
[24]
K. Karuri et al. "Fine-grained application source-code profiling for ASIP design", DAC'05.
[25]
SCoPE tool, http://www.teisa.unican.es/scope

Cited By

View all
  1. Fast data-cache modeling for native co-simulation

    Recommendations

    Comments

    Information & Contributors

    Information

    Published In

    cover image ACM Conferences
    ASPDAC '11: Proceedings of the 16th Asia and South Pacific Design Automation Conference
    January 2011
    841 pages
    ISBN:9781424475162

    Sponsors

    Publisher

    IEEE Press

    Publication History

    Published: 25 January 2011

    Check for updates

    Author Tags

    1. cache modelling
    2. electronic system level
    3. embedded SW

    Qualifiers

    • Research-article

    Conference

    ASPDAC '11
    Sponsor:

    Acceptance Rates

    Overall Acceptance Rate 466 of 1,454 submissions, 32%

    Upcoming Conference

    ASPDAC '25

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 15 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all

    View Options

    Login options

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media