Article

Free access

Verification of digital circuits based on formal semantics of a hardware description language

Author:

Matthias MutzAuthors Info & Claims

EURO-DAC '92: Proceedings of the conference on European design automation

Pages 98 - 103

Published: 01 November 1992 Publication History

PDF eReader

References

[1]

P.Amblard, P.Caspi, N.Halbwachs: "Use of time functions to describe and explain circuit behavior," lEE Proceedings, Voi.133, Pt.E, No.5, 271-275, 1986

Google Scholar

[2]

R.S. Boyer, J.S.Moore: "A Computational Logic Handbook," Academic Press, 1988

Digital Library

Google Scholar

[3]

D.Borrione, J.-L.Paillet, L.Pierre: "Formal Verification of CASCADE descriptions," The Fusion of Hardware Design,and Verification, G.J.Milne (ed.), Noah-Holland, 185-210, 1988

Google Scholar

[4]

R.E.Bryant: "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. on Computers, Vol. C-35, No. 8, 677-691, August, 1985

Digital Library

Google Scholar

[5]

H.Eveking: "Automatic Verification of Extensions of Hardware Descriptions," Proc. CAV 90, E.M.Clarke & R.P.Kurshan (eds.), 2-12, 1990

Digital Library

Google Scholar

[6]

M.Gordon: "HOL - A Machine Oriented Formulation of Higher Order Logic," University of Cambridge, Computer Laboratory, Technical Report no. 68, 1985

Google Scholar

[7]

W.Grass: "VERENA - A CAD tool for designing guaranteed correct logic circuits," Proc. 2nd ABAKUS workshop, Innsbruck-Igls, Austria, 1988

Google Scholar

[8]

F.K.Hanna, N.Daeche: "Specification and Verification using Higher Order Logic," Proc. CHDL 85, Kommen and Moto-oka (eds.), North Holland, 1985

Google Scholar

[9]

M.Mutz: "Formal verification of sequential circuits with VERENA: a case study," Proc. Correct Hardware Design Methodologies, Turin, Italy, P.Prinetto and P.Camurati (eds.), 29-50, North-Holland, 1992

Google Scholar

[10]

M.Mutz: "Using the HOL prove assistant for proving the correctness of term rewriting rules reducing terms of sequential behavior,"Proc. CAV 91, K.G.Larsen & A.Skou (eds.), Aalborg, Denmark, Springer LNCS, 277-287, 1992

Digital Library

Google Scholar

[11]

M.Nesi: "Mechanizing a Proof by Induction of Process Algebra Specifications in Higher Order Logic," Proc. CA V 91, K.G.Larsen & A.Skou (eds.), Aalborg, Denmark, Springer LNCS, 288-298, 1992

Digital Library

Google Scholar

[12]

D.K.Probst, H.F.Li: "Using Partial-Order Semantics to Avoid the State Explosion Problem in Asynchronous Systems," Proc. CAV 90, E.M.Clarke & R.P.Kurshan (eds.), 146-155, 1990

Digital Library

Google Scholar

[13]

S.R.Ramirez Chavez: "Formal proof of the cascading properties of a parallel sorting circuit," Proc. IMEC-IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, L.J.M.Claesen (ed.), Houlthalen Belgium, 338-346, 1989

Google Scholar

Index Terms

Verification of digital circuits based on formal semantics of a hardware description language

Recommendations

Equivalence of formal semantics definition methods
Abstract
There are numerous methods of formally defining the semantics of computer languages. Each method has been designed to fulfil a different purpose. For example, some have been designed to make reasoning about languages as easy as possible; others ...
The Formal Description and Verification of Hardware Timing

A formalism in which timing properties of digital hardware may be specified, derived, and formally verified is introduced as a rigorous theory for hardware timing. A rigorous modeling framework has been used to create a family of related verification ...
A Lightweight Approach for Defining the Formal Semantics of a Modeling Language
MoDELS '08: Proceedings of the 11th international conference on Model Driven Engineering Languages and Systems

To define the formal semantics of a modeling language, one normally starts from the abstract syntax and then defines the static semantics and dynamic semantics. Having a formal semantics is important for reasoning about the language but also for ...

Comments

Information & Contributors

Information

Published In

EURO-DAC '92: Proceedings of the conference on European design automation

November 1992

765 pages

ISBN:0818627808

Chairman:
G. Musgrave

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 November 1992

Check for updates

Qualifiers

Article

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
166
Total Downloads

Downloads (Last 12 months)30
Downloads (Last 6 weeks)8

Reflects downloads up to 25 Dec 2024

Other Metrics

View Author Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Index Terms

Recommendations

Equivalence of formal semantics definition methods

The Formal Description and Verification of Hardware Timing

A Lightweight Approach for Defining the Formal Semantics of a Modeling Language

Comments

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Upcoming Conference

Other Metrics

Article Metrics

Other Metrics

PDF

eReader

Login options

Full Access

References

Index Terms

Recommendations

Equivalence of formal semantics definition methods

The Formal Description and Verification of Hardware Timing

A Lightweight Approach for Defining the Formal Semantics of a Modeling Language

Comments

Information

Published In

Sponsors

Publisher

Publication History

Check for updates

Qualifiers

Upcoming Conference

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

View options

PDF

eReader

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations