Article

Free access

Performance evaluation for system-on-chip architectures using trace-based transaction level simulation

Authors:

A. Herkersdorf,

R. OhlendorfAuthors Info & Claims

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

Pages 248 - 253

Published: 06 March 2006 Publication History

Abstract

The ever increasing complexity and heterogeneity of modern System-on-Chip (SoC) architectures make an early and systematic exploration of alternative solutions mandatory. Efficient performance evaluation methods are of highest importance for a broad search in the solution space. In this paper we present an approach that captures the SoC functionality for each architecture resource as sequences of trace primitives. These primitives are translated at simulation runtime into transactions and superposed on the system architecture. The method uses SystemC as modeling language, requires low modeling effort and yet provides accurate results within reasonable turnaround times. A concluding application example demonstrates the effectiveness of our approach.

References

[1]

K. Keutzer, et al., "System Level Design: Orthogonalization of Concerns and Platform-based Design", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol 19, 2000

Digital Library

[2]

SystemC homepage, http://www.systemc.org

[3]

T. Grötker, S. Liao, G. Martin, and S. Swan, "System Design with SystemC", Kluwer Academic Publishers, Boston, May 2002

Digital Library

[4]

L. Thiele, E. Wandeler, "Performance Analysis of Distributed Embedded Systems", in R. Zurawski (Ed.), "Embedded Systems Handbook", CRC Press, 2005

[5]

R. Henia, A. Hamann, M. Jersak, R. Racu, K. Richter, R. Ernst, "System level performance analysis - the SymTA/S approach", IEE Proc.-Comput. Tech., March 2005

[6]

L. Cai, D. Gajski, "Transaction Level Modeling: An Overview", CODES+ISSS 2003

Digital Library

[7]

A. Donlin, "Transaction Level Modeling: Flows and Use Models", CODES+ISSS 2004

Digital Library

[8]

J. Buck et al., "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," Int'l J. Computer Simulation, Apr. 1994

[9]

F. Balarin et al., "Hardware-Software Co-Design of Embedded Systems: The Polis Approach", Kluwer Academic Publishers, 1997

Digital Library

[10]

F. Balarin, et al., "Metropolis, An integrated Electronic System Design Environment", IEEE Computer, April 2003

Digital Library

[11]

S. Sonntag, M. Gries, C. Sauer, "SystemQ: A Queuing-Based Approach to Architecture Performance Evaluation with SystemC", Proc. Emb. Comp. Systems: Architectures, Modeling, and Simulation (SAMOS) 2005

Digital Library

[12]

E. Kohler, et al., "The Click modular router", ACM Trans. on Computer Systems, Vol. 18, No. 3, 2000

Digital Library

[13]

P. Paulin, C. Pilkington, E. Bensoudane, "StepNP: A System-Level Exploration Platform for Network Processors", IEEE Design&Test of Computers, Nov.-Dec. 2002

Digital Library

[14]

S. W. Sherman, J. C. Browne, "Trace Driven Modeling: Review and Overview", Proc. Symp. On Simulation of Computer Systems, 1973

Digital Library

[15]

A. Prete, G. Prina, L. Ricciardi, "A Trace-Driven Simulator for Performance Evaluation of Cache-Based Multiprocessor Systems", IEEE Trans. Parallel and Distributed Systems, Vol 6, No. 9, 1995

Digital Library

[16]

P. Lieverse, P. van der Wolf, E. Deprettere, "A Trace Transformation Technique for Communication Refinement", CODES 2001

Digital Library

[17]

A. Lahiri, A. Raghunathan, S. Dey, "Fast performance Analysis of Bus-Based System-On-Chip Communication Architectures", ICCAD 1999

Digital Library

[18]

R. Ohlendorf, A. Herkersdorf, T. Wild, "FlexPath NP - A Network Processor Concept with Application-Driven Flexible Processing Paths", CODES+ISS 2005

Digital Library

[19]

R. Ramaswamy., T. Wolf, "PacketBench: A Tool for Workload Characterization of Network Processing", IEEE Workshop on Workload Characterization, October 2003

Cited By

Chen YChiou LChang H(2011)A fast and effective dynamic trace-based method for analyzing architectural performanceProceedings of the 16th Asia and South Pacific Design Automation Conference10.5555/1950815.1950933(591-596)Online publication date: 25-Jan-2011
https://dl.acm.org/doi/10.5555/1950815.1950933
Traboulsi SBruns FShowk ASzczesny DHessel SGonzalez EBilgic A(2009)SDL/virtual prototype co-design for rapid architectural exploration of a mobile phone platformProceedings of the 14th international SDL conference on Design for motes and mobiles10.5555/1812885.1812905(239-255)Online publication date: 22-Sep-2009
https://dl.acm.org/doi/10.5555/1812885.1812905
Gao LKaruri KKraemer SLeupers RAscheid GMeyr HFix L(2008)Multiprocessor performance estimation using hybrid simulationProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391552(325-330)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391552
Show More Cited By

Recommendations

Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network
NOCS '08: Proceedings of the Second ACM/IEEE International Symposium on Networks-on-Chip

Network-on-chip has been proposed as an alternative to bus-based system to achieve high performance and scalability. The topology of on-chip interconnect plays a crucial role in System on chip performance, energy, and area requirements. In this paper, ...
Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures

Multiprocessor system-on-chip (MP-SoC) platforms are emerging as an important trend for SoC design. Power and wire design constraints are forcing the adoption of new design methodologies for system-on-chip (SoC), namely, those that incorporate ...
Power Analysis of System-Level On-Chip Communication Architectures
CODES+ISSS '04: Proceedings of the international conference on Hardware/Software Codesign and System Synthesis: 2004

For complex System-on-chips (SoCs) fabricated in nanometer technologies, the system-level on-chip communication architecture is emerging as a significant source of power consumption. Managing and optimizing this important component of SoC power requires ...

Comments

Information & Contributors

Information

Published In

cover image Guide Proceedings

DATE '06: Proceedings of the conference on Design, automation and test in Europe: Proceedings

March 2006

1390 pages

ISBN:3981080106

General Chair:
Georges Gielen
KU Leuven, BE

Sponsors

EDAA: European Design Automation Association
The EDA Consortium
IEEE-CS\DATC: The IEEE Computer Society

Publisher

European Design and Automation Association

Leuven, Belgium

Publication History

Published: 06 March 2006

Qualifiers

Article

Acceptance Rates

DATE '06 Paper Acceptance Rate 267 of 834 submissions, 32%;

Overall Acceptance Rate 518 of 1,794 submissions, 29%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
1,187
Total Downloads

Downloads (Last 12 months)334
Downloads (Last 6 weeks)70

Reflects downloads up to 08 Feb 2025

Other Metrics

View Author Metrics

Citations

Cited By

Chen YChiou LChang H(2011)A fast and effective dynamic trace-based method for analyzing architectural performanceProceedings of the 16th Asia and South Pacific Design Automation Conference10.5555/1950815.1950933(591-596)Online publication date: 25-Jan-2011
https://dl.acm.org/doi/10.5555/1950815.1950933
Traboulsi SBruns FShowk ASzczesny DHessel SGonzalez EBilgic A(2009)SDL/virtual prototype co-design for rapid architectural exploration of a mobile phone platformProceedings of the 14th international SDL conference on Design for motes and mobiles10.5555/1812885.1812905(239-255)Online publication date: 22-Sep-2009
https://dl.acm.org/doi/10.5555/1812885.1812905
Gao LKaruri KKraemer SLeupers RAscheid GMeyr HFix L(2008)Multiprocessor performance estimation using hybrid simulationProceedings of the 45th annual Design Automation Conference10.1145/1391469.1391552(325-330)Online publication date: 8-Jun-2008
https://dl.acm.org/doi/10.1145/1391469.1391552
Lee SYoon SLee JHuang MPark S(2007)Transaction level model simulator for NoC-based MPSoC platformProceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and Systems10.5555/1364520.1364553(170-174)Online publication date: 15-Apr-2007
https://dl.acm.org/doi/10.5555/1364520.1364553

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Figures

Tables

Media

View Table of Conten