Article

Via-configurable routing architectures and fast design mappability estimation for regular fabrics

Authors:

M. Marek-SadowskaAuthors Info & Claims

ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design

Pages 25 - 32

Published: 31 May 2005 Publication History

Abstract

In this paper, we describe a new via-configurable routing architecture which shows much better throughput and performance than the previous structures. We demonstrate how to construct a single-via-mask fabric to reduce further the mask cost, and we analyze the penalties which it incurs. To solve the routability problem commonly existing in fabric-based designs, an efficient white-space allocation scheme is suggested, which provides a fast design convergence and early prediction of the circuit mappability to a given fabric.

References

[1]

{1} C. Patel, A. Cozzie, H. Schmit, and L. Pileggi, "An architectural exploration of via patterned gate arrays," in Proc. of ISPD, 2003, pp. 184-189.

Digital Library

[2]

{2} L. Pileggi, H. Schmit, A. J. Strojwas, P. Gopalakrishnan, V. Kheterpal, A. Koorapaty, C. Patel, V. Rovner, and K. Y. Tong, "Exploring regular fabrics to optimize the performance-cost trade-off," in Proc. of DAC, 2003, pp. 782-787.

Digital Library

[3]

{3} B. Hu, H. Jiang, Q. Liu, and M. Marek-Sadowska, "Synthesis and placement flow for gain-based programmable regular fabrics," in Proc. of ISPD, 2003, pp. 197-203.

Digital Library

[4]

{4} V. Kheterpal, A. J. Strojwas, and L. Pileggi, "Routing architecture exploration for regular fabrics," in Proc. of DAC, 2004, pp. 204-207.

Digital Library

[5]

{5} A. E. Caldwell, A. B. Kahng, and I. L. Markov, "Can recursive bisection produce routable placements?" in Proc. of DAC, 2000, pp. 260-263.

Digital Library

[6]

{6} U. Brenner and A. Rohe, "An effective congestion driven placement framework," IEEE Trans. on CAD, vol. 22, no. 4, pp. 387-394, April 2003.

Digital Library

[7]

{7} X. Yang, B.-K. Choi, and M. Sarrafzadeh, "Routability-driven white space allocation for fixed-die standard-cell placement," IEEE Trans. on CAD, vol. 22, no. 4, pp. 410-419, April 2003.

Digital Library

[8]

{8} C. Li, M. Xie, C.-K. Koh, J. Cong, and P. H. Madden, "Routability-driven placement and white space allocation," in Proc. of ICCAD, 2004, pp. 394-401.

Digital Library

[9]

{9} B. Hu and M. Marek-Sadowska, "Congestion minimization during placement without estimation," in Proc. of ICCAD, 2002, pp. 739-745.

Digital Library

[10]

{10} A. Singh, G. Parthasarathy, and M. Marek-Sadowska, "Interconnect resource-aware placement for hierarchical FPGAs," in Proc. of ICCAD, 2001, pp. 132-136.

Digital Library

[11]

{11} A. Singh and M. Marek-Sadowska, "Efficient circuit clustering for area and power reduction in FPGAs," in Proc. of FPGAs, 2002, pp. 59-66.

Digital Library

[12]

{12} Y. Ran and M. Marek-Sadowska, "The magic of a via-configurable regular fabric," in Proc. of ICCD, 2004, pp. 338-343.

Digital Library

[13]

{13} B. Hu and M. Marek-Sadowska, "Wire length prediction based clustering and its application in placement," in Proc. of DAC, 2003, pp. 800-805.

Digital Library

[14]

{14} D. P. Singh and S. D. Brown, "Incremental placement for layout-driven optimizations on FPGAs," in Proc. of ICCAD, 2002, pp. 752-759.

Digital Library

[15]

{15} C. Ebeling, L. McMurchie, S. A. Hauck, and S. Burns, "Placement and routing tools for the Triptych FPGA," IEEE Trans. on VLSI Systems, vol. 3, no. 4, pp. 473-482, December 1995.

Digital Library

[16]

{16} V. Betz and J. Rose, "VPR: A new packing, placement and routing tool for FPGA research," in Proc. of FPGAs, 1997, pp. 213-222.

Digital Library

Cited By

Ahmed ULemieux GWilton SCheung PWawrzynek J(2010)The impact of interconnect architecture on via-programmed structured ASICs (VPSAs)Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays10.1145/1723112.1723157(263-272)Online publication date: 21-Feb-2010
https://dl.acm.org/doi/10.1145/1723112.1723157
Chen FLiu YBenini LDe Micheli GAl-Hashimi BMueller W(2009)Performance-driven dual-rail insertion for chip-level pre-fabricated designProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874693(308-311)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874693
Hsu PLee SChen FLiu YLombardi FBhanja SMassoud YBahar R(2009)Buffer design and optimization for lut-based structured ASIC design stylesProceedings of the 19th ACM Great Lakes symposium on VLSI10.1145/1531542.1531627(377-380)Online publication date: 10-May-2009
https://dl.acm.org/doi/10.1145/1531542.1531627

Recommendations

Via-configurable routing architectures and fast design mappability estimation for regular fabrics

In this paper, we describe a new via-configurable routing architecture which shows a much better throughput and performance than the previous structures. We demonstrate how to construct a single-via-mask fabric to reduce the mask cost further, and we ...
Fast and accurate routing demand estimation for efficient routability-driven placement
DATE '07: Proceedings of the conference on Design, automation and test in Europe

This paper presents a fast and accurate routing demand estimation called RUDY and its efficient integration in a force-directed quadratic placer to optimize placements for routability.

RUDY is based on a Rectangular Uniform wire DensitY per net and ...
Design and analysis of via-configurable routing fabrics for structured ASICs
DATE '12: Proceedings of the Conference on Design, Automation and Test in Europe

This paper presents a simple method for design and analysis of a via-configurable routing fabric formed by an array of routing fabric blocks (RFBs). The method simply probes into an RFB rather than resorts to full-chip routing to collect some statistics ...

Comments

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '05: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design

May 2005

1032 pages

ISBN:078039254X

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

IEEE Computer Society

United States

Publication History

Published: 31 May 2005

Check for updates

Qualifiers

Article

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
167
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Nov 2024

Other Metrics

View Author Metrics

Citations

Cited By

Ahmed ULemieux GWilton SCheung PWawrzynek J(2010)The impact of interconnect architecture on via-programmed structured ASICs (VPSAs)Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays10.1145/1723112.1723157(263-272)Online publication date: 21-Feb-2010
https://dl.acm.org/doi/10.1145/1723112.1723157
Chen FLiu YBenini LDe Micheli GAl-Hashimi BMueller W(2009)Performance-driven dual-rail insertion for chip-level pre-fabricated designProceedings of the Conference on Design, Automation and Test in Europe10.5555/1874620.1874693(308-311)Online publication date: 20-Apr-2009
https://dl.acm.org/doi/10.5555/1874620.1874693
Hsu PLee SChen FLiu YLombardi FBhanja SMassoud YBahar R(2009)Buffer design and optimization for lut-based structured ASIC design stylesProceedings of the 19th ACM Great Lakes symposium on VLSI10.1145/1531542.1531627(377-380)Online publication date: 10-May-2009
https://dl.acm.org/doi/10.1145/1531542.1531627

View Options

Get Access

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents