

O Can See Vest

2024 March 2022 Vancouver







- Daniel Komaromy @kutyacica
- Founder and Head of Research, TASZK Security Labs
- Working on baseband since 2010, RCE and Pivot CVEs in:

#whoami

Pwn2Own, Black Hat, Recon, Ekoparty, QCSS, Hardwear.io, etc.

Qualcomm (as QPSI engineer), then Samsung, Huawei, Mediatek



Daniel Komaromy TASZK WE FIND | NEEDLES







- Part 1: Background
- Part 2: Finding new bugs
- Part 3: Creating exploitable primitives
- Part 4: Crafting a proof-of-concept
- Part 5: Robust exploitation

Exploiting Basebands in Radio L2

Part 1: I have a string of tools, all ready to work.





Baseband 101

- Cellular communication interface, usually implemented in standalone firmware inside System-on-Chip architectures
- Originally, closely matches 3GPP specifications
 - physical access, radio link, "actual services" (Calls, Texts, Mobility Mgmt, Session Mgmt, Data Traffic itself, etc)
- Nowadays, increasingly contains other services over TCP/IP as well as other connectivity technologies like GPS/WiFi



- Summary from my recent Basebanheimer <u>talk</u> [Hardwear.io 2023]
- Shannon: codename of the Baseband RTOS in Exynos chips
- Runs on a Cortex-A ARM, connected to Application Processor by a shared memory architecture
- Shannon reverse engineering
 - firmware format, RTOS internals ~intact since "Breaking Band"
 - image extraction, baseband ramdumping, task IDing in disassembled code "just work" as before
 - host of new public tooling for re, emu, fuzzing [Grant H. et al]

Prior Art / Re-Breaking Band



- Samsung made progress
- exploitation in Layer 3 & above [Offensivecon, BH 2023]

 2015: 1st Samsung baseband pwn ["Breaking Band" Recon 2016] Lot of work published on finding RCE vulns in Radio Layer 3 since

switched to MMU, added SSP, fixed NX and CP dbg access gaps

Most recent: two talks by Google on Samsung baseband heap



Research Timeline

- chain of RCE vulns, implement over-the-air poc
- 2023 April: report to Samsung
- 2023 November: CVEs published
- 2023 November, 2024 March: additional work on making the exploit robust for IRL

2023 March: dust off / upgrade tools, identify attack surface, find a

Part 2: There's a whole ocean of bugs under our Layer 3





3GPP: 44.060 (rlc/mac), 44.064 (llc), 44.065 (sndcp), 24.008 (gmm/sm)

Application								
IP -								IP
SNDCP					SNDCP	GTP-U		GTP-L
LLC					LLC	LIDR		
RLC		Re BLC	BSSGP		BSSGP	UDP		
						IP -		
MAC		MAC	Network – Service		 Network Service 	L2		L2
GSM RF		GSM RF	L1bis		L1bis	L1 -		L1
MS	Um	BS	SS	Gb	SG	SN	Gn	GGS



GPRS 101



GPRS Protocols, Control Plane









GGSN G • MS/UE: the mobile phone





Application								
IP -								IP
SNDCP					SNDCP	GTP-U		GTP-I
LLC					LLC	LIDP		
RLC		RE	BSSGP		BSSGP	IP -		IP
MAC		MAC	Network Service		Network Service	L2		L2
GSM RF		GSM RF	L1bis		L1bis	L1 -		L1
MS	Um	BSS		Gb	SG	SN	Gn	GGS













Um aka Air Interface aka Access Stratum





Application								
IP -	-							- IP
SNDCP -					SNDCP	GTP-U		GTP-U
LLC					LLC	LIDB		LIDP
RLC		RE	BSSGP_		BSSGP	IP		- IP
MAC		MAC	Network Service		Network Service	L2		L2
GSM RF		GSM RF	L1bis -		L1bis	L1 -		- L1
MS	Um	BS	S	Gb	SG	SN	Gn	GGSN



- Layer 2: RLC/MAC
 - one protocol for UP/CP data, but different details
 - rcv and ack individual radio frames
 - manage "flows" of frames (Traffic Block Flows)
 - re-assemble into variable length LLC PDUs





Application -								
IP –				_				IP
SNDCP					SNDCP	GTP-U		GTP-U
LLC					LLC	LIDP		UDP
RLC		RE	BSSGP_		BSSGP	IP -		IP
MAC		MAC	Network Service		Network Service	L2		L2
GSM RF		GSM RF	L1bis -		L1bis	L1 -	_	L1
MS	Um	BS	S	Gb	SG	SN	Gn	GGSI





Core Network (SGSN, GGSN) aka GPRS Non-Access Stratum











- serves both CP and UP
- multiplexes "SAPIs"
- adds in-order delivery support
- Control Plane: GMM/SM
 - the classic NAS protocols: this is the area of all those TLV parsing bugs
- User Plane: SNDCP, IP, etc



TASZK VIE FIND NEEDLES Layer 2 As Attack Surface

- Traditional view: packet sizes in L2 are too small for memory corruption bug interest
- But: ciphering is applied a layer above, L2 (RLC/LLC) PDUs are not subject to it!
 - the encryption/integrity protection is applied to its SDUs (SNDCP/GMM/CM/etc)
 - also true in evolved access technologies after 2G!
- This way, attacker can not only forego worrying about AKAs, but faking a Cell Tower altogether! [refs: SigOver KAIST, aLTEr RuB]



TASZK WE FIND NEEDLES Layer 2 As Attack Surface

- Our approach:
- Results:
 - fragment re-assembly buffer overflow
 - Data Block re-assembly buffer overflow

 flip "too small" on its head, look for vulns in re-assembly itself! rich history from TCP/IP world of such bugs ... same concept

Basebanheimer talk: CVE-2022-21744 Mediatek GPRS RLC PNCD

this talk: CVE-2023-41111/CVE-2023-41112 Samsung GPRS RLC



- RLC data block max size: 22/32/38/52 (Coding Scheme 1/2/3/4)
- LLC PDU max size: 1560 bytes
- Therefore, re-assembly must be supported
- GPRS RLC Re-assembly procedure (44.060 9.1.11, 9.1.12)

RLC to LLC

• GPRS and E-GPRS differ (more on that later), our focus is GPRS







Figure 10.2.1.1: Downlink RLC data block with MAC header

RLC Data Blocks

- Traffic Flow Identifier (TFI), Block Sequence Number (BSN): IDs
- FBI: Final Block Indicator (of the TBF not the LLC PDU!)

- More Bit (M) | Extension Bit (E)
- E: is this BSN_E/LI_M_E octet not
- followed by any more "LI_M_E" header octet
- M: is there another PDU fragment following the one matched to this LI_M_E octe



RLC Data Re-Assembly

- The idea was to support all scenarios, RLC Data block containing:
 - one complete LLC PDU or first fragment of one LLC PDU
 - Nth or final fragment of ongoing LLC PDU
 - final or only fragment on one LLC PDU plus first fragment of next LLC PDU
 - multiple small size LLC PDUs all fit in one block
 - etc



- The spec allows ONLY ONE fragment per LLC PDU to have an LI field
 - makes sense: all except the last should "fill out" the current block, so it saves one byte to use M(ore): YES and E(xtension): NO in the previous fragment's LI_M_E
- To provide maximum "efficiency", a corner case is allowed: LI == 0
 - this is supposed to be present for max 1 fragment per LLC PDU, if the final fragment of the LLC PDU WOULD fit an RLC data block without an LI octet for it

Optimized to Death



TFI_FBI | BSN_E | LI(0)_M(0)_E(1) | fragm N-1: 19 bytes

TFI_FBI | BSN_E |

is more efficient storage (by 2 bytes) than:

TFI_FBI | BSN_E | LI(19)_M(0)_E(1) | fragm N-1: 19 bytes

TFI_FBI | BSN_E | LI(19)_M(0)_E(1) | fragm N: 19 bytes

Optimized to Death

fragm N: 20 bytes

 $|TFI_FBI|BSN_E|LI(1)_M(1)_E(0)|LI_M_Exyz|fragm N+1:1 byte|xyz|$







Optimized to Death

- So if no fragments of an LLC PDU can have less than **block size-3** bytes except for final
- Then this equation holds:

 - \cdot 79 = 1560/20 + 1

• max fragm count = (max concat size / min block size) + 1

• ... as long as you enforce max concat size AND min block size!



- Samsung's code processing RLC data blocks parsed headers twice:
 - actual RLC data bytes in the PDU
 - then to process the fragment(s) in the RLC Data block, of current accumulating TBF when last not arrived yet

Samsung RLC Re-Assembly

first to read all LI_M_E headers and calculate the number of

triggering re-assembly when necessary, saving fragments away



- calc'd data size can become < 20
- further LI_M_E headers, simply saves the fragment with the
- the fixed size 79 long array holding saved fragments will never before each fragment addition

• Bug #1: The first loop eats arbitrary number of LI_M_E headers with **LI** == 0, without sanity checking for their combination, therefore the

 Bug #2: whet the current state is "LLC PDU fragment N>O arrived" and the second loop encounters an LI == 0, it doesn't check for previously calc'd data size and ends processing of the data block

• The fragment saving function assumes from 79 = 1560/20 + 1 that overflow as long as the 1560 maximum cumulative size is verified

Part 3: I've abandoned my Boundary Checking!





- We have an array OOB write, we can write way beyond
- But it's not an obvious win
 - Array in BSS: what are we corrupting? Side-effects?
 - We write pointers to controlled data chunks, not controlled bytes
- Luckily, through a series of breaks and an additional vuln, we can turn this into a perfectly controllable heap overflow



- But only if things go exactly right: many OOB write variations result in crashes like negative size memcpy or free(0x1)
- This was to me the most interesting part of the entire chain, but had cut some of the details here for time
 - look out for the upcoming advisory post on <u>labs.taszk.io</u> with extra info about the code flow



- Remember EGPRS and differing RLC Data block format?
 - in that path of 44.064, there can be a second set of fragments and the struct and concatenation function are shared in the Shannon code!
 - the size of that second set of fragments is implicit from block size (see 44.064 for details, all that matter to us is the behavior)
- With GPRS that array of the struct is always empty... except if we overflow into it
- This can result in a fake pointer, with a fake size, manifesting during the concatenation
- In addition, the fatal flaw of the re-assembly function is that every iteration is copyslot-then-quit-if-size-maxed-out
 - end-result: we don't get N overflows... but we do get 1 3



80th fragment (1st overflow) corrupts not_allocd_frag[0] to nonzero block_offsets[80] value

This will mean that fragms[0] will not be attempted to be freed!





80th fragment corrupts pad byte from here, NOP





80th fragment corrupts fragms[0] pointer to 0x14 (block_sizes[80])

We survive copying from it because null page is mapped RO - and freeing of the invalid ptr is skipped as just shown!





80th fragment corrupts e_fragms[0], manifesting a fake additional copy source

Alloc order: size0 + size1 + ...

Copy order: size0 + fake_size + ...

If we get the modulo right and fake size > size79, We overflow one time before the assembly loop quits!





For instance: Alloc order: 15x17 + 1x7 + 62x3 + 20 + 3 + 1= 472Copy order: 1x17 + 1x22 + 14x17 + 1x7 + 62x3

+ 20 = 490




No overflow here: in GPRS, this array is never written (on purpose)

So n_blks is spared!

CVE-2023-41112





- Custom modification of Osmocom (osmo-pcu)
- Injection of arbitrary RLC Control Blocks: Basebanheimer talk
- Same done for RLC Data Blocks
- Code re-uses existing TBF (stealing priority from enqueued LLC) fragments to give it to the injected ones) or opens new if none

20240313160105129 DLGLOBAL ERROR Setting up RLC data injection for IMSI=999780000087044 (pcu_ctrl.cpp:32) 20240313160105129 DLGLOBAL ERROR msg_03 @ 0x5581f61f3950: 00 00 04 02 02 02 02 02 02 02 02 02 02 02 02 03 88 88 88 88 88 88 88 20240313160105129 DLGLOBAL ERROR msg_06 @ 0x5581f621d9c0: 00 00 0a 02 02 02 02 02 02 02 02 02 02 02 02 03 88 88 88 88 88 88 88

TASZK WE FIND NEEDLES Crafting an Over-The-Air PoC 20240313160104259 DCSN1 INFO csnStreamDecoder (type: Pkt DL ACK/NACK (2)): (gsm_rlcmac.c:5476) (pcu_ctrl.cpp:64) (pcu_ctrl.cpp:64) (pcu_ctrl.cpp:64) (pcu_ctrl.cpp:64) (pcu_ctrl.cpp:64) ... 20240313160106655 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame! 77/81 (tbf_dl.cpp:545) 20240313160106655 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame content (23 bytes): 00 00 20240313160106678 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame! 78/81 (tbf_dl.cpp:545) 20240313160106678 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame content (23 bytes): 00 00 20240313160106697 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame! 79/81 (tbf_dl.cpp:545) 20240313160106697 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame content (23 bytes): 00 00 20240313160106715 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame! 80/81 (tbf_dl.cpp:545) 20240313160106715 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame content (23 bytes): 00 00 20240313160106738 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame! 81/81 (tbf_dl.cpp:545) 20240313160106738 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) RLC-DL injection frame content (23 bytes): 00 01 20240313160106738 DTBFDL ERROR TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) Freeing injection object (tbf_dl.cpp:570) 20240313160106835 DTBFDL INFO TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) Scheduled Ack/Nack polling on FN=2492953, TS=4 (t) f_dl.cpp:873) 20240313160106960 DCSN1 INFO csnStreamDecoder (type: Pkt DL ACK/NACK (2)): (gsm_rlcmac.c:5476) 20240313160107218 DRLCMACMEAS INFO DL Bandwitdh of IMSI=999780000087044 / TLLI=0xc35b7c1e: 155 KBits/s (gprs_rlcmac_meas.cpp:182) 20240313160107237 DTBFDL INFO TBF(DL:TFI-0-0-0:STATE-FLOW:GPRS:IMSI-999780000087044:TLLI-0xc35b7c1e) Scheduled Ack/Nack polling on FN=2493040, TS=4 (th f_dl.cpp:873)

Part 4: What's this? Why don't I pwn this?

Constant of the second





Shannon Heap 101

- Multiple heap implementations with common:
 - 32 byte inline chunk header, 4 byte footer
 - malloc/free API that selects algo from first header field ("mid")
- mid4: "front-end allocator"
- mid1: "back-end allocator"
 - simple old-school coalescing dlmalloc







What to overwrite?

- Technique publicized in 2023
- mid1: classic unsafe unlinking write4
- mid4: corrupt 1st word of chunk header from 0x04 to 0x01 to trigger the back-end free algorithm instead

```
Strings window 🛛 🚯 😫 Program Segmentation 👘 🔕 🖪 Structures
         🕲 📘 IDA View-A 🛛 🕲 📘
int __fastcall pal_HeaplFree(_DWORD *heap_cxt, pal_heap_1_hdr *chunk)
(
int chunk_size; // r6
pal_heap_1_hdr *chunkHdr; // r2
pal_heap_1_hdr *NextChunkHdr; // r3
pal_heap_1_hdr *NextChunkHdr; // r1
pal_heap_1_hdr *v6; // r4
pal_heap_1_hdr *v7; // r7
pal_heap_1_hdr *v7; // r7
pal_heap_1_hdr *v9; // r7
pal_heap_1_hdr *v9; // r7
pal_heap_1_hdr *v10; // r5
int v11; // r1
int v12; // r3
unsigned int v13; // r1
  unsigned int v13; // r1
 pal_heap_1_hdr *v14; // r5
pal_heap_1_hdr *v14; // r5
pal_heap_1_hdr *v15; // r3
pal_heap_1_hdr *v16; // r5
pal_heap_1_hdr *v17; // r1
int v18; // r2
  chunk_size = chunk[-1].chunk_size;
  chunkHdr = chunk - 1;
  chunk[-1].is_freed = 1;
  NextChunkHdr = (pal_heap_1_hdr *)((char *)chunk + chunk_size);
 if ( heap_cxt[2] <= (unsigned int)chunk + chunk_size || !NextChunkHdr->is_freed )
NextChunkHdr = 0;
 PrevChunkHdr = (pal_heap_1_hdr *)((char *)chunk - chunk[-1].prev_chunk_size - 40);
if ( heap_cxt[1] > (unsigned int)PrevChunkHdr || 1*(_DWORD *)((char *)chunkHdr - chunkHdr->prev_chunk_size -
    PrevChunkHdr = 0;
  if ( (unsigned int)NextChunkHdr | (unsigned int)PrevChunkHdr )
     v6 = chunkHdr;
    if ( NextChunkHdr )
        if ( PrevC
             7 = NextChunkHdr->prev;
           v8 = NextChunkHdr->next;
           chunkHdr = PrevChunkHdr;
           if ( v7 )
              v7->next = v8;
           if ( v8 )
              v8->prev = v7;
                                                                  NextChunkHdr )
                  (pal_heap_1_hdr *)*heap
              *heap_cxt = v8;
              ++* (_DWORD *)&word 48010A8[8];
           NextChunkHdr->next = 0;
           NextChunkHdr->prev = 0;
           v9 = PrevChunkHdr->prev;
           v10 = PrevChunkHdr->next;
           if ( v9 )
             v9->next = v10;
          if ( v10 )
              v10->prev = v9;
```



Heap Exploitation: Difficulties

- tl;dr: we wouldn't have to care about mid4 internals for corruption alignment, we will fake mid1 ...
- But (almost all) allocations are in mid4! •
- So for good heap feng shui we need to understand it still ...
- ... unless you have a "just works" allocation pattern (i.e. you don't care about reliability/ repeatability of precise overwrites)



Heap Exploitation: Difficulties

- Visualization
 - painful to develop without real-time tracing •
- Shaping
 - overlapping, non side-effect free allocations •
 - race conditions (timers etc) •



Shannon mid4 Heap

- 2048 bytes per pool, 2^N pool classes
- all of it 1 allocation out of the back-end
- pools are not pre-assigned to classes
- empty pool goes back to un-assigned
- allocator is first-pool-firstslot-first
- only if a full pool has a freed slot freed, does it move to the head of the class lookaside list









- Challenge: how to analyze, iterate heap shaping techniques •
- Debug High Mode generates heap event trace in memory •
 - we get type (alloc/free), alloc size, callsite filepath/linenum
- CP Ramdump feature gives memory view (includes heap, heap cxt structs in BSS, heap trace ringbuff in BSS)
- We have written our own sm shadow (see: <u>https://github.com/CENSUS/shadow</u>, pwndbg) for Ghidra

Heap Visualization



Console - Scripting

[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c l
<pre>[ssssssssssssssssssssssssssssssssssss</pre>
[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c l
[] ALLOC pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa
<pre>[CCCCCCCCC] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GRLC/Code/Src/rlc_dl_datablock</pre>
<pre>[cccccccc] FREE pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa</pre>
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linenu
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_util.c linen
[] ALLOC pool: 0x46da //HEDGE/GSM/GL3/GRR/Code/Src/rr_os.c linenum:
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linenu
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_main.c linen
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linenu
<pre>[SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS</pre>

Heap Visualization

9000 part_idx: 2 address: 0x46da9400 size_request: 472 filepath: inenum: 125

9800 part_idx: 0 address: 0x46da9800 size_request: 472 filepath: inenum: 125

9800 part_idx: 2 address: 0x46da9c00 size_request: 472 filepath: inenum: 125

8000 part_idx: 2 address: 0x46da8400 size_request: 472 filepath: anagement.c linenum: 2159

8800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: .c linenum: 2923

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 1334

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: ım: 73

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: num: 1408

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: 39

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: im: 99

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: num: 157

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: ım: 99

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 2159



E Console – Scripting
[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c 1
<pre>[ssssssss] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c 1</pre>
[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c 1
[] ALLOC pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa
<pre>[CCCCCCCCC] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GRLC/Code/Src/rlc_dl_datablock</pre>
<pre>[cccccccc] FREE pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa</pre>
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linent
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_util.c liner
[] ALLOC pool: 0x46da //HEDGE/GSM/GL3/GRR/Code/Src/rr_os.c linenum:
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linent
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_main.c liner
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linent
[SSSSSSSS] ALLOC pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa

Heap Visualization

9000 part_idx: 2 address: 0x46da9400 size_request: 472 filepath: inenum: 125

9800 part idx: 0 address: 0x46da9800 size_request: 472 filepath: inenum: 125

9800 part_idx: 2 address: 0x46da9c00 size_request: 472 filepath: inenum: 125

8000 part_idx: 2 address: 0x46da8400 size_request: 472 filepath: anagement.c linenum: 2159

a8800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: .c linenum: 2923

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 1334

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: ım: 73

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: num: 1408

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: 39

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: im: 99

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: num: 157

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: ım: 99

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 2159



E Console – Scripting
[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c l
<pre>[ssssssss] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c l</pre>
[] FREE pool: 0x46da //HEDGE/3GFT/NASL3/SNDCP/Code/Src/snp_Data.c l
[] ALLOC pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa
<pre>[CCCCCCCCC] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GRLC/Code/Src/rlc_dl_datablock</pre>
<pre>[cccccccc] FREE pool: 0x46da //HEDGE/3GFT/NASL3/LLC/Code/Src/llc_DlDataTxMa</pre>
[] FREE pool: 0x46da
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_util.c linen
[] ALLOC pool: 0x46da //HEDGE/GSM/GL3/GRR/Code/Src/rr_os.c linenum:
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linenu
[] FREE pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_main.c linen
[] ALLOC pool: 0x46da //HEDGE/GSM/GL2/GMAC/Code/Src/mac_tbf.c linenu
<pre>[SSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSS</pre>

Heap Visualization

9000 part_idx: 2 address: 0x46da9400 size_request: 472 filepath: inenum: 125

9800 part idx: 0 address: 0x46da9800 size_request: 472 filepath: inenum: 125

9800 part_idx: 2 address: 0x46da9c00 size_request: 472 filepath: inenum: 125

8000 part_idx: 2 address: 0x46da8400 size_request: 472 filepath: anagement.c linenum: 2159

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: .c linenum: 2923

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 1334

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: ım: 73

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: num: 1408

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: 39

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: im: 99

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: num: 157

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: ım: 99

18800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: anagement.c linenum: 2159



- Turns out, in our case, our target itself presents great primitives
- Default LLC operation: UA mode (UnAcknowledged)
 - simple: verify CRC checksum, strip LLC header, forward SDU to correct SAPI
- LLC PDU types: U(nnumbered) frame, I(nformation) frame, etc

Heap Shaping with LLC



Figure 3: LLC frame format



- U frames can contain commands, including SABM command to request switching to A(cknowledged) mode
- In this mode, LLC must forward SNDCP SDUs (sent as LLC | frames) in-order
- Meaning, it must accept them out of order and wait for next-in-window to arrive before forwarding any
- Mode only available for SNDCP (SAPIs 3, 5, 9, 11)

Heap Shaping





- U frames can contain commands, including SABM command to request switching to A(cknowledged) mode
- In this mode, LLC must forward SNDCP SDUs (sent as LLC | frames) in-order
- Meaning, it must accept them out of order and wait for next-in-window to arrive before forwarding any
- Mode only available for SNDCP (SAPIs 3, 5, 9, 11)

Heap Shaping

















- In Shannon, we get a great heap shaping primitive out of this:
 - to-be-held I frames (i.e. SNDCP SDUs) stored on heap in linked lists until next in-order expected has arrived
 - controlled lifespan: almost fully (can trigger free of entire) window for SAPI)
 - repeatability, patterns: four SAPIs, can interleave
 - no side-effects (except for the temporary allocation in RLC: bump out of the pool by using LLC header+footer size difference)

Heap Shaping





			2
--	--	--	---





Spray with SAPI 3 to plug holes on busy non-full pools of size class





Spray with SAPI 3 to plug holes on busy non-full pools of size class

Spray with SAPI 5/9 alternating















- Adding LLC injection support in osmo-sgsn
- SABM support was missing entirely, so bit more involved
- Shannon did spring a few surprises too
 - max window sizes allowed differ from spec for all 4 SAPIs
 - first SABM response per SAPI always lacks a valid FCS, sending twice works



20231128133346969 DMSC NOTICE L3_SEND: paging request sent (ctrl_commands.c:356) 20231128133347751 DREF INFO msc_a(unknown:GERAN-A-3:NONE)[0x559f3e50e6c0]{MSC_A_ST IDATE_L3}: + msc_a_ran_dec: now used by 1 (msc_a_ran_dec) (msc_a.c:220) 20231128133347751 DMSC NOTICE L3_SEND: Traping incoming message from subscriber (6 9) (msc_a.c:1364) 20231128133347751 DMSC NOTICE L3_SEND: paging cb (13_send.c:82) 20231128133347751 DMSC NOTICE L3_SEND: Paging succesful (13_send.c:91) 20231128133347751 DBSSAP ERROR msc_a(IMSI-001010000087046:MSISDN-87046:TMSI-0x2A74 :GERAN-A-3:PAGING_RESP)[0x559f3e50e6c0]{MSC_A_ST_COMMUNICATING}: Rx Assignment Com e, but no RTP stream is set up (msc_a.c:1418) 20231128133347751 DMSC NOTICE L3_SEND: entering, args: 001010000087046,1,send_msg, 1803 (ctrl_commands.c:310) 20231128133347751 DMSC NOTICE L3_SEND: send_msg (ctrl_commands.c:391) 20231128133348219 DMSC NOTICE L3_SEND: Traping incoming message from subscriber (5 5) (msc_a.c:1364) 20231128133348220 DMM ERROR Mobile Identity data: 3355235064558909f1 (gsm_04_08.c: 20231128133348220 DMM NOTICE MM Identity Response contains unexpected Mobile Ident type IMEI-SV (extected NONE) (gsm_04_08.c:230) 20231128133348220 DBSSAP ERROR msc_a(IMSI-001010000087046:MSISDN-87046:TMSI-0x2A74 :GERAN-A-3:PAGING_RESP)[0x559f3e50e6c0]{MSC_A_ST_COMMUNICATING}: RAN decode error -22) for DTAP from MSC-I (msc_a.c:1791) 20231128133348220 DMSC NOTICE L3_SEND: entering, args: 001010000087046,1,conn_clos trl_commands.c:310) 20231128133348220 DMSC NOTICE L3_SEND: conn_close (ctrl_commands.c:363) 20231128133348220 DREF INFO msc_a(IMSI-001010000087046:MSISDN-87046:TMSI-0x2A74BC5 RAN-A-3:PAGING_RESP)[0x559f3e50e6c0]{MSC_A_ST_RELEASING}: - 13_send: now used by 0 (transaction.c:282) 20231128133348220 DREF INFO msc_a(IMSI-001010000087046:MSISDN-87046:TMSI-0x2A74BC5 RAN-A-3:PAGING_RESP)[0x559f3e50e6c0]{MSC_A_ST_RELEASING}: + wait-Clear-Complete: sed by 1 (wait-Clear-Complete) (msc_a.c:905) 20231128133348221 DREF INFO msc_a(IMSI-001010000087046:MSISDN-87046:TMSI-0x2A74BC5 RAN-A-3:PAGING_RESP)[0x559f3e50e6c0]{MSC_A_ST_RELEASED}: - msc_a_ran_dec: now used 0 (-) (msc_a.c:222) 20231128133348221 DMSC NOTICE msub_check_for_release (msub.c:64) 20231128133348221 DMSC NOTICE msub_check_for_release: releasing (msub.c:90) 20231128133348310 DLCTRL INFO close()d CTRL connection (r=127.0.0.1:60534<->1=127 1:4255) (control_if.c:183)

22.04 <LR- 1:MSC* 2:MG> 2.16 6x 36

2023-11-28 13:33

	ubuntu@osmoimport:~\$		
_VAL			
i - 3			
BC55			
A,05			
5 - 2			
220)			
ity			
BC55			
(rc=			
e (c			
5:GE			
) (-)			
5:GE			
iow.u			
5:GE			
i by			
0.0			
~ ~			
3.56			
5.30			



Part 5: The Code sometimes challenges us, doesn't it?





TASZK Improving Heap Shaping

- So ... does this work?
- Not really :) (unless when lucky)
- With lot of failing and trial-and-error, identify and then fix problems
- I spent easily more than 50% of the entire effort on this



TASZK WE FIND NEEDLES Improving Heap Shaping

- spraying primitive case)
 - reclaimed too early
- trigger corrupt free
 - Sounds good, except ...

 Challenge: the OFing chunk doesn't remain in memory (this is always the case even if a copy is kept of the SDNCP SDU, like the

this means the data where we keep the fake mid1 header is

Intended solution was: more spraying to reclaim spot before we



TASZK Improving Heap Shaping

- Challenge: Shannon's MAC/RLC stack allocates the TBFs from the heap
 - it happens to fall into the same pool class we target
 - this RELIABLY ruins the whole thing, by taking exactly the slot of the OFing chunk
 - itself could actually be considered a shaping primitive (multiple TBFs possible) ... but "getting rid" is better!



Bad Heap Events

🚽 Console – Scriptir

[]	FREE pool: 0x46da
//HEDGE/3GFT/NASL3/SNDCP/Cod	de/Src/snp_Data.c l
[ssssssss]	FREE pool: 0x46dag
//HEDGE/3GFT/NASL3/SNDCP/Cod	de/Src/snp_Data.c l
[]	FREE pool: 0x46dag
//HEDGE/3GFT/NASL3/SNDCP/Cod	de/Src/snp_Data.c l
[]	ALLOC pool: 0x46daa
//HEDGE/3GFT/NASL3/LLC/Code/	/Src/llc_DlDataTxMa
[CCCCCCCC]	ALLOC pool: 0x46daa
//HEDGE/GSM/GL2/GRLC/Code/S	rc/rlc_dl_datablock
<pre>[cccccccc]//HEDGE/3GFT/NASL3/LLC/Code/</pre>	FREE pool: 0x46daa /Src/llc_DlDataTxMa
[]	FREE pool: 0x46dad
//HEDGE/GSM/GL2/GMAC/Code/S	c/mac_tbf.c linenum
[]	FREE pool: 0x46dad
//HEDGE/GSM/GL2/GMAC/Code/S	c/mac_util.c linend
[RRRRRRRRR]	ALLOC pool: 0x46dad
///HEDGE/GSM/GL3/GRR/Code/Sr	/rr_os.c linenum: 3
[]	ALLOC pool: 0x46dad
//HEDGE/GSM/GL2/GMAC/Code/S	c/mac_tbf.c linenur
[]	FREE pool: 0x46dad
//HEDGE/GSM/GL2/GMAC/Code/S	c/mac_main.c linend
[]	ALLOC pool: 0x46dad
//HEDGE/GSM/GL2/GMAC/Code/S	c/mac_tbf.c linenum
[SSSSSSSS]	ALLOC pool: 0x46daa
//HEDGE/3GFT/NASL3/LLC/Code/	/Src/llc_DlDataTxMa

9000 part_idx: 2 address: 0x46da9400 size_request: 472 filepath: inenum: 125

9800 part_idx: 0 address: 0x46da9800 size_request: 472 filepath: inenum: 125

9800 part_idx: 2 address: 0x46da9c00 size_request: 472 filepath: inenum: 125

8000 part_idx: 2 address: 0x46da8400 size_request: 472 filepath: nagement.c linenum: 2159

8800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: .c linenum: 2923

8800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: nagement.c linenum: 1334

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: m: 73

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: um: 1408

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: 39

6000 part_idx: 2 address: 0x46da6400 size_request: 228 filepath: m: 99

6000 part_idx: 1 address: 0x46da6200 size_request: 360 filepath: um: 157

6000 part_idx: 1 address: 0x46da6200 size_request: 228 filepath: m: 99

8800 part_idx: 0 address: 0x46da8800 size_request: 472 filepath: nagement.c linenum: 2159

UU



- Solution: cut everything down to a single alloced TBF
 - maintain a single downlink TBF for entire exploit flow: possible by keeping timers alive
 - avoid all uplink TBFs: remove all LLC Acknowledgement requests + prevent PDP cxt activation
- Alternative could have been: using 1024 slot to avoid
 - 1560 size max allows, 79*20 is 1580 ... but need to control data till 2048 then
 - possible with different Coding Scheme, but that needs more Osmo code change and I'm lazy :)

TASZK Improving Heap Shaping



TASZK Improving Heap Shaping

- Challenge: Mid1 technique leaks memory
 - layout crafting changes with each iteration
- Solution: just account for change
 - goes around in modulo circle, so fairly easy to predict





• Finally, we have a REPEATABLE write4 primitive

• What can we do with it?

Robust Exploits

TASZK Uniform Techniques: Guessing

- Firmware "variance" is not necessarily prohibitively bad
- Baseband crashes may be tolerable for the pwner
- Use the write4 to "spray" guessed locations and reflect back result
 - overwrite IMEI stored in memory, send Identity Request
 - overwrite flag stored in memory for a feature turned off by default (e.g. RRLP)
 - etc





- The address space "randomization" is only a side-effect of firmware variance
- But not everything moves in firmwares!
- Ideal target: page table itself!
 - fixed address (0x40008000), writable
- The end?

TASZK Uniform Techniques: PTEs



Uniform Techniques: PTEs TA\$ZK

- Problem: caching
 - entire used page table is small enough (2 level, but uses large pages for almost the entire address space in practice)
 - essentially all defined PTE entries (memory starting from 0x40008000) are lines stuck in the cache, so ...
 - there are practically zero page table walks during runtime! (normal code would use explicit co-proc instructions following a pte change to tell the processor to flush entries)
- So is this idea... useless?




Practical Solution: BSMA

- "Baseband Space Mirroring Attack"
- Only the used PTE entries are cached!
- The theoretical VA space is (obviously) much larger
- solution: fake new page table entries, then access memory over the new (fake) virtual addresses, with whatever Access Permissions (RWX) you want





0x0000000: [2ND LEV] addr=0x40007000 ns=0 pxn=0 0x0000000: [SMALL] addr=0x00000000 ng=0 s=1 ap=101 0x00001000: [SMALL] addr=0x00001000 ng=0 s=1 ap=101 0x00002000: [SMALL] addr=0x00002000 ng=0 s=1 ap=101 0x00003000: [addr=0x00003000 ng=0 s=1 ap=101 SMALL] 0x00004000: [SMALL] addr=0x00004000 ng=0 s=1 ap=101 0x00005000: [SMALL] addr=0x00005000 ng=0 s=1 ap=101 addr=0x00006000 nq=0 s=1 ap=1010x00006000: [SMALL] 0x00007000: [SMALL] addr=0x00007000 ng=0 s=1 ap=101 addr=0x00008000 ng=0 s=1 ap=101 0x0008000: [SMALL] 0x00009000: [SMALL] addr=0x00009000 ng=0 s=1 ap=101 0x0000a000: [SMALL] addr=0x0000a000 ng=0 s=1 ap=101 addr=0x0000b000 ng=0 s=1 ap=101 0x0000b000: [SMALL] 0x0000c000: [SMALL] addr=0x0000c000 ng=0 s=1 ap=101 addr=0x0000d000 ng=0 s=1 ap=101 0x0000d000: [SMALL] 0x0000e000: [SMALL] addr=0x0000e000 ng=0 s=1 ap=101 0x0000f000: [SMALL] addr=0x0000f000 ng=0 s=1 ap=101 0x40000000: [2ND LEV] addr=0x40007400 ns=0 pxn=0 0x40000000: [SMALL] addr=0x40000000 ng=0 s=1 ap=011 0x40001000: [SMALL] addr=0x40001000 ng=0 s=1 ap=011 0x40002000: [SMALL] addr=0x40002000 ng=0 s=1 ap=011

BSMA

0x00000000: [2ND LEV] addr=0x40007000 ns=0 pxn=0 0x00000000: [SMALL] addr=0x00000000 ng=0 s=1 ap=101 tex=001 xn=0 0x00001000: [SMALL] addr=0x00001000 ng=0 s=1 ap=101 tex=001 xn=0 0x00002000: [SMALL] addr=0x00002000 ng=0 s=1 ap=101 tex=001 xn=0 0x00003000: [SMALL] addr=0x00003000 ng=0 s=1 ap=101 tex=001 xn=0 0x00004000: [SMALL] addr=0x00004000 ng=0 s=1 ap=101 tex=001 xn=0 0x00005000: [SMALL] addr=0x00005000 ng=0 s=1 ap=101 tex=001 xn=0 0x00006000: [SMALL] addr=0x00006000 ng=0 s=1 ap=101 tex=001 xn=0 0x00007000: [SMALL] addr=0x00007000 ng=0 s=1 ap=101 tex=001 xn=0 0x00008000: [SMALL] addr=0x00008000 ng=0 s=1 ap=101 tex=001 xn=0 0x00009000: [SMALL] addr=0x00009000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000a000: [SMALL] addr=0x0000a000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000b000: [SMALL] addr=0x0000b000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000c000: [SMALL] addr=0x0000c000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000d000: [SMALL] addr=0x0000d000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000e000: [SMALL] addr=0x0000e000 ng=0 s=1 ap=101 tex=001 xn=0 0x0000f000: [SMALL] addr=0x0000f000 ng=0 s=1 ap=101 tex=001 xn=0 0x30000000: [SECTION] addr=0x40000000 ns=0 ng=0 s=1 ap=111 tex=001 xn= 0x30100000: [SECTION] addr=0x00000000 ns=0 ng=0 s=0 ap=001 tex=100 xn= 0x40000000: [2ND LEV] addr-0x40007400 ns-0 pxn-0 0x40000000: [SMALL] addr=0x40000000 ng=0 s=1 ap=011 tex=001 xn=1 0x40001000: [SMALL] addr=0x40001000 ng=0 s=1 ap=011 tex=001 xn=1 0x40002000: [SMALL] addr=0x40002000 ng=0 s=1 ap=011 tex=001 xn=1 c=1 b=1

9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	с	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
9	С	=	1	b	=	1	
=0		С	=:	1	b	=1	L
=0		С	=(9	b	=:	L
1	с	=	1	b	=	1	
1	с	=	1	b	=	1	

Firmware Agnostic RCE





40000018(i)		main_prefetch_abort					
= 400100E	4001000c 88	f0 9f	e5 ldr	pc,[0x4001009c]			
4000001c(j)			main_data_abo	ort			
= 400100F	40010010 88	f0 9f	e5 ldr	pc, [0x400100a0]			
	40010014 88		??	88h			
FUN_41aa6cc8	40010015 f0		??	FØh			
	40010016 9f		77	9Fh			
	40010017 e5		??	E5h			
	main_irq						
	40010018 88	f0 9f	e5 ldr	pc,[0x400100a8]			
	main fig abort						
FUN 40000d98	4001001c 88	f0 91	1dr	pc,[0x400100ac]			
7 -> 48	40010020 ce		??	CEh			
7 -> 44	40010021 fa		77	FAh			
	40010022 0d		??	ØDh			
	40010023 f0		??	FØh			
	40010024 46		??	46h F			
	40010025 46	34	??	46h F			
FUN_40000d98	40010026 45		77	45h E			
7 -> 40	40010027 56		77	56h V			

Questions?



