Català: Estructura esquemàtica d'un xip CMOS, tal com es va construir a principis dels anys 2000. El gràfic mostra els LDD-MISFET sobre un substrat de silici SOI amb cinc capes de metal·lització i un tap de soldadura per a la unió de xip. També mostra la secció per a FEOL (front-end de línia), BEOL (back-end de línia) i les primeres parts del procés de back-end. (versió traduïda a l'alemany)
English: Schematic structure of a CMOS chip, like it is built in the early 2000s. The graphic shows LDD-MISFET's on a SOI silicon substrate with five metallization layers and solder bump for flip-chip bonding. Also it shows the section for FEOL (front-end of line), BEOL (back-end of line) and first parts of back-end process. (translated German version)
Date
9 December 2006 (upload date)
Source
self made (from university scripts and scientific papers)
This SVG file contains embedded text that can be translated into your language, using any capable SVG editor, text editor or the SVG Translate tool. For more information see: About translating SVG files.
This file is translated using SVG <switch> elements. All translations are stored in the same file! Learn more.
For most Wikipedia projects, you can embed the file normally (without a lang parameter). The Wikipedia will use its language if the SVG file supports that language. For example, the German Wikipedia will use German if the SVG file has German. To embed this file in a particular language use the lang parameter with the appropriate language code, e.g. [[File:Cmos-chip structure in 2000s (en).svg|lang=en]] for the English version. Do not specify a lang parameter if it is not needed. The parameter may prevent the use of a subsequent translation.
To translate the text into your language, you can use the SVG Translate tool. Alternatively, you can download the file to your computer, add your translations using whatever software you're familiar with, and re-upload it with the same name. You will find help in Graphics Lab if you're not sure how to do this.
Licensing
I, the copyright holder of this work, hereby publish it under the following licenses:
Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.http://www.gnu.org/copyleft/fdl.htmlGFDLGNU Free Documentation Licensetruetrue
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.
This licensing tag was added to this file as part of the GFDL licensing update.http://creativecommons.org/licenses/by-sa/3.0/CC BY-SA 3.0Creative Commons Attribution-Share Alike 3.0truetrue
to share – to copy, distribute and transmit the work
to remix – to adapt the work
Under the following conditions:
attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
https://creativecommons.org/licenses/by/2.5CC BY 2.5 Creative Commons Attribution 2.5 truetrue
You may select the license of your choice.
Captions
Add a one-line explanation of what this file represents
{{Information |Description= Schematic structure of a CMOS chip, like it is build in the early 2000s. The grafic shows LDD-MISFET's on a SOI silicon substrate with five metallization layers and solder bump for flip-chip bonding. Also it shows the section f
{{Information |Description= Schematic structure of a CMOS chip, like it is build in the early 2000s. The grafic shows LDD-MISFET's on a SOI silicon substrate with five metallization layers and solder bumb for flip-chip bonding. Also it shows the section f
File usage
The following pages on the English Wikipedia use this file (pages on other projects are not listed):