Four-phase logic: Difference between revisions
m →History: typo |
Cleaned up using AutoEd and copyediting |
||
| Line 5: | Line 5: | ||
== History == |
== History == |
||
R. K. "Bob" Booher, an engineer at [[Autonetics]], invented four-phase logic |
R. K. "Bob" Booher, an engineer at [[Autonetics]], invented four-phase logic and communicated the idea to [[Frank Wanlass]] at [[Fairchild Semiconductor]]; Wanlass promoted this logic form at [[General Instrument]] Microelectronics Division.<ref> |
||
{{cite book |
{{cite book |
||
| title = To the Digital Age: Research Labs, Start-up Companies, and the Rise of MOS Technology |
| title = To the Digital Age: Research Labs, Start-up Companies, and the Rise of MOS Technology |
||
| Line 17: | Line 17: | ||
Booher made the first working four-phase chip, the Autonetics [[DDA integrator]], during February 1966; he later designed several chips for and built the [[Autonetics]] D200 airborne computer using this technique.<ref>{{Cite book |chapter-url=http://www.computer.org/portal/web/csdl/doi/10.1109/AFIPS.1968.126|doi=10.1109/AFIPS.1968.126 |first=R. |last=Booher |chapter=MOS GP Computer |title=Managing Requirements Knowledge, International Workshop on, SAN FRANSISCO[sic] |year=1968 |page=877– }}</ref> |
Booher made the first working four-phase chip, the Autonetics [[DDA integrator]], during February 1966; he later designed several chips for and built the [[Autonetics]] D200 airborne computer using this technique.<ref>{{Cite book |chapter-url=http://www.computer.org/portal/web/csdl/doi/10.1109/AFIPS.1968.126|doi=10.1109/AFIPS.1968.126 |first=R. |last=Booher |chapter=MOS GP Computer |title=Managing Requirements Knowledge, International Workshop on, SAN FRANSISCO[sic] |year=1968 |page=877– }}</ref> |
||
In April 1967, Joel Karp and Elizabeth de Atley published an article "Use four-phase MOS IC logic" in ''Electronic Design'' magazine.<ref> |
In April 1967, Joel Karp and Elizabeth de Atley published an article, "Use four-phase MOS IC logic" in ''Electronic Design'' magazine.<ref> |
||
{{cite journal |last1=Karp |first1=J. |last2=DeAtley |first2=E. |title=Use four-phase MOS IC logic |journal=Electronic Design |volume=15 |issue=7 |pages=62–66 |date=1967 |doi= |url=}}<br/>{{cite book |
{{cite journal |last1=Karp |first1=J. |last2=DeAtley |first2=E. |title=Use four-phase MOS IC logic |journal=Electronic Design |volume=15 |issue=7 |pages=62–66 |date=1967 |doi= |url=}}<br />{{cite book |
||
| title = Exposing electronics |
| title = Exposing electronics |
||
|first1=Bernard |last1=Finn |first2=Robert |last2=Bud |first3=Helmuth |last3=Trischler | publisher = CRC Press |
|first1=Bernard |last1=Finn |first2=Robert |last2=Bud |first3=Helmuth |last3=Trischler | publisher = CRC Press |
||
| Line 78: | Line 78: | ||
| date = 18 March 1968 |
| date = 18 March 1968 |
||
}}</ref> |
}}</ref> |
||
Four-phase papers from Y. T. Yen also |
Four-phase papers from Y. T. Yen also appeared that year.<ref> |
||
{{cite journal |first=Y.T. |last=Yen |title=A Mathematical Model Characterizing Four-Phase MOS Circuits for Logic Simulation |journal=IEEE Transactions on Computers |page=C-17 |date=September 1968 |issue=9 |doi=10.1109/TC.1968.229140 |s2cid=27138705 }} |
{{cite journal |first=Y.T. |last=Yen |title=A Mathematical Model Characterizing Four-Phase MOS Circuits for Logic Simulation |journal=IEEE Transactions on Computers |page=C-17 |date=September 1968 |issue=9 |doi=10.1109/TC.1968.229140 |s2cid=27138705 }} |
||
</ref><ref> |
</ref><ref> |
||
| Line 87: | Line 87: | ||
</ref> |
</ref> |
||
Boysel recalls that four-phase dynamic logic allowed him to achieve 10X the packing density, 10X the speed, and 1/10 the power |
Boysel recalls that four-phase dynamic logic allowed him to achieve 10X the packing density, 10X the speed, and 1/10 the power compared to other MOS techniques being used at the time ([[metal gate|metal-gate]] saturated-load [[PMOS logic]]), using the first-generation MOS process at Fairchild.<ref>{{cite web | url = http://inst-tech.engin.umich.edu/leccap/view/ece-inv-lectures/1036 | title = Making Your First Million (and other tips for aspiring entrepreneurs) | first = Lee |last=Boysel | date = October 12, 2007 | work = U. Mich. EECS Presentation / ECE Recordings | url-status = dead | archiveurl = https://web.archive.org/web/20121115072151/http://inst-tech.engin.umich.edu/leccap/view/ece-inv-lectures/1036 | archivedate = 15 November 2012}}</ref> |
||
== Structure == |
== Structure == |
||
There are |
There are two types of logic gates – a '1' gate and a '3' gate. These differ only in the clock phases used to drive them. A gate can have any logic function; thus, potentially, every gate has a customized layout. An example 2-input NAND 1 gate and an inverter 3 gate, together with their clock phases (the example uses NMOS transistors), are shown below: |
||
[[File:4phase.jpg]] |
[[File:4phase.jpg]] |
||
The ϕ1 and ϕ3 clocks need to be non-overlapping, as do the ϕ2 and ϕ4 clocks. Considering the 1 gate, during the ϕ1 clock high time (also known as the '''precharge''' time) the output C precharges up to V(ϕ1)−V<sub>th</sub>, where V<sub>th</sub> represents the threshold of the precharge transistor. During the next quarter clock cycle (the '''sample''' time), when ϕ1 is low and ϕ2 is high, C either stays high (if A or B are low) or C gets discharged low (if A and B are high). |
The ϕ1 and ϕ3 clocks need to be non-overlapping, as do the ϕ2 and ϕ4 clocks. Considering the 1 gate, during the ϕ1 clock high time (also known as the '''precharge''' time), the output C precharges up to V(ϕ1)−V<sub>th</sub>, where V<sub>th</sub> represents the threshold of the precharge transistor. During the next quarter clock cycle (the '''sample''' time), when ϕ1 is low, and ϕ2 is high, C either stays high (if A or B are low) or C gets discharged low (if A and B are high). |
||
The A and B inputs must be stable throughout this sample time. The output C becomes valid during this time – and therefore a 1 gate output can't drive another 1 gate's inputs. Hence 1 gates have to feed 3 gates and they in turn have to feed 1 gates. |
The A and B inputs must be stable throughout this sample time. The output C becomes valid during this time – and therefore, a 1 gate output can't drive another 1 gate's inputs. Hence 1 gates have to feed 3 gates, and they, in turn, have to feed 1 gates. |
||
One more thing is useful – 2 and 4 gates. A 2 gate precharges on ϕ1 and samples on ϕ3: |
One more thing is useful – 2 and 4 gates. A 2 gate precharges on ϕ1 and samples on ϕ3: |
||
| Line 105: | Line 105: | ||
and a 4 gate precharges on ϕ3 and samples on ϕ1. |
and a 4 gate precharges on ϕ3 and samples on ϕ1. |
||
Gate interconnection rules are: 1 gates can drive 2 gates and/or 3 gates; 2 gates can drive only 3 gates |
Gate interconnection rules are: 1 gates can drive 2 gates and/or 3 gates; 2 gates can drive only 3 gates; 3 gates can drive 4 gates and/or 1 gates; 4 gates can drive only 1 gates: |
||
[[File:4phase circle.svg]] |
[[File:4phase circle.svg]] |
||
| Line 111: | Line 111: | ||
== Usage == |
== Usage == |
||
Four-phase logic works well; in particular there are no race hazards because every [[combinational logic]] gate includes a register. It's worth noting that the layout does not require the bussing of any power supplies – only clock lines are bussed. Also, since the design technique is ratioless (cf. ''static logic''), many designs can use minimum-size transistors. |
Four-phase logic works well; in particular, there are no race hazards because every [[combinational logic]] gate includes a register. It's worth noting that the layout does not require the bussing of any power supplies – only clock lines are bussed. Also, since the design technique is ratioless (cf. ''static logic''), many designs can use minimum-size transistors. |
||
There are some difficulties: |
There are some difficulties: |
||
*The gate output is dynamic. This means that its state is held on capacitance at the gate output. But the output track can cross clock lines and other gate outputs, all of which can change the charge on the capacitor. |
* The gate output is dynamic. This means that its state is held on capacitance at the gate output. But the output track can cross clock lines and other gate outputs, all of which can change the charge on the capacitor. So that the gate output voltage remains at some safe 0 or 1 level during the cycle, the amount of change has to be calculated, and, if necessary, additional (diffusion) capacitance has to be added to the output node. |
||
*For a given supply voltage, process, and clock frequency, the designer has to do some calculations so that the layout engineers can, in turn, do their calculations to work out the 'bulk-up' capacitance needed for each gate. A gate with a lot of capacitance load could need bigger than minimum input transistors ( |
* For a given supply voltage, process, and clock frequency, the designer has to do some calculations so that the layout engineers can, in turn, do their calculations to work out the 'bulk-up' capacitance needed for each gate. A gate with a lot of capacitance load could need bigger than minimum input transistors (so that the load could be discharged in time). This, in turn, increases the load on the gates driving that gate's inputs. So it can happen, especially in high-frequency designs, that the gate sizing keeps increasing if the speed target is too aggressive. |
||
The first electronic calculator to be built with large |
The first electronic calculator to be built with large-scale integrated circuits (LSI), the [[Sharp QT-8D]] from 1969, used 4-phase logic, which was fabricated by [[Rockwell International]] because Japan did not yet have the LSI technology to do it domestically.<ref>{{Cite web |url=http://www.vintagecalculators.com/html/sharp_qt-8d.html|title = Sharp QT-8D |publisher=VintageCalculators}}</ref> 4-phase logic was also considered for use in the [[Intel 4004]], but only Rockwell had the design tools and expertise to do large scale 4-phase ICs at that time so Intel settled on 2-phase dynamic logic instead. <ref>{{Cite web|url=http://www.intel4004.com/mrld.htm |title=The New Methodology for Random Logic Design Used in the 4004 and All the Early Intel Microprocessors: The Silicon Gate Design Methodology |work=The Intel 4004 Microprocessor and the Silicon Gate Technology }}</ref> |
||
== Evolution == |
== Evolution == |
||
With the advent of [[CMOS]], the precharge transistor could be changed to be the complement of the logic transistor type, which allows the gate's output to charge quickly |
With the advent of [[CMOS]], the precharge transistor could be changed to be the complement of the logic transistor type, which allows the gate's output to charge quickly up to the high level of the clock line, thus improving the speed, signal swing, power consumption, and noise margin. This technique is used in [[domino logic]]. |
||
== References == |
== References == |
||
Latest revision as of 13:36, 6 June 2023
Four-phase logic is a type of, and design methodology for dynamic logic. It enabled non-specialist engineers to design quite complex ICs, using either PMOS or NMOS processes. It uses a kind of 4-phase clock signal.
History
[edit]R. K. "Bob" Booher, an engineer at Autonetics, invented four-phase logic and communicated the idea to Frank Wanlass at Fairchild Semiconductor; Wanlass promoted this logic form at General Instrument Microelectronics Division.[1] Booher made the first working four-phase chip, the Autonetics DDA integrator, during February 1966; he later designed several chips for and built the Autonetics D200 airborne computer using this technique.[2]
In April 1967, Joel Karp and Elizabeth de Atley published an article, "Use four-phase MOS IC logic" in Electronic Design magazine.[3] In the same year, Cohen, Rubenstein, and Wanlass published "MTOS four phase clock systems."[4] Wanlass had been director of research and engineering at General Instrument Microelectronics Division in New York since leaving Fairchild Semiconductor in 1964.
Lee Boysel, a disciple of Wanlass[5] and a designer at Fairchild Semiconductor, and later founder of Four-Phase Systems, gave a "late news" talk on a four-phase 8-bit adder device in October 1967 at the International Electron Devices meeting.[6] J. L. Seely, manager of MOS Operations at General Instrument Microelectronics Division, also wrote about four-phase logic in late 1967.[7]
In 1968 Boysel published an article "Adder on a Chip: LSI Helps Reduce Cost of Small Machine" in Electronics magazine;[8] Four-phase papers from Y. T. Yen also appeared that year.[9][10] Other papers followed shortly.[11]
Boysel recalls that four-phase dynamic logic allowed him to achieve 10X the packing density, 10X the speed, and 1/10 the power compared to other MOS techniques being used at the time (metal-gate saturated-load PMOS logic), using the first-generation MOS process at Fairchild.[12]
Structure
[edit]There are two types of logic gates – a '1' gate and a '3' gate. These differ only in the clock phases used to drive them. A gate can have any logic function; thus, potentially, every gate has a customized layout. An example 2-input NAND 1 gate and an inverter 3 gate, together with their clock phases (the example uses NMOS transistors), are shown below:
The ϕ1 and ϕ3 clocks need to be non-overlapping, as do the ϕ2 and ϕ4 clocks. Considering the 1 gate, during the ϕ1 clock high time (also known as the precharge time), the output C precharges up to V(ϕ1)−Vth, where Vth represents the threshold of the precharge transistor. During the next quarter clock cycle (the sample time), when ϕ1 is low, and ϕ2 is high, C either stays high (if A or B are low) or C gets discharged low (if A and B are high).
The A and B inputs must be stable throughout this sample time. The output C becomes valid during this time – and therefore, a 1 gate output can't drive another 1 gate's inputs. Hence 1 gates have to feed 3 gates, and they, in turn, have to feed 1 gates.
One more thing is useful – 2 and 4 gates. A 2 gate precharges on ϕ1 and samples on ϕ3:
and a 4 gate precharges on ϕ3 and samples on ϕ1.
Gate interconnection rules are: 1 gates can drive 2 gates and/or 3 gates; 2 gates can drive only 3 gates; 3 gates can drive 4 gates and/or 1 gates; 4 gates can drive only 1 gates:
Usage
[edit]Four-phase logic works well; in particular, there are no race hazards because every combinational logic gate includes a register. It's worth noting that the layout does not require the bussing of any power supplies – only clock lines are bussed. Also, since the design technique is ratioless (cf. static logic), many designs can use minimum-size transistors.
There are some difficulties:
- The gate output is dynamic. This means that its state is held on capacitance at the gate output. But the output track can cross clock lines and other gate outputs, all of which can change the charge on the capacitor. So that the gate output voltage remains at some safe 0 or 1 level during the cycle, the amount of change has to be calculated, and, if necessary, additional (diffusion) capacitance has to be added to the output node.
- For a given supply voltage, process, and clock frequency, the designer has to do some calculations so that the layout engineers can, in turn, do their calculations to work out the 'bulk-up' capacitance needed for each gate. A gate with a lot of capacitance load could need bigger than minimum input transistors (so that the load could be discharged in time). This, in turn, increases the load on the gates driving that gate's inputs. So it can happen, especially in high-frequency designs, that the gate sizing keeps increasing if the speed target is too aggressive.
The first electronic calculator to be built with large-scale integrated circuits (LSI), the Sharp QT-8D from 1969, used 4-phase logic, which was fabricated by Rockwell International because Japan did not yet have the LSI technology to do it domestically.[13] 4-phase logic was also considered for use in the Intel 4004, but only Rockwell had the design tools and expertise to do large scale 4-phase ICs at that time so Intel settled on 2-phase dynamic logic instead. [14]
Evolution
[edit]With the advent of CMOS, the precharge transistor could be changed to be the complement of the logic transistor type, which allows the gate's output to charge quickly up to the high level of the clock line, thus improving the speed, signal swing, power consumption, and noise margin. This technique is used in domino logic.
References
[edit]- ^ Bassett, Ross Knox (2007). To the Digital Age: Research Labs, Start-up Companies, and the Rise of MOS Technology. JHU Press. pp. 129–130. ISBN 978-0-8018-8639-3.
- ^ Booher, R. (1968). "MOS GP Computer". Managing Requirements Knowledge, International Workshop on, SAN FRANSISCO[sic]. p. 877–. doi:10.1109/AFIPS.1968.126.
- ^
Karp, J.; DeAtley, E. (1967). "Use four-phase MOS IC logic". Electronic Design. 15 (7): 62–66.
Finn, Bernard; Bud, Robert; Trischler, Helmuth (2000). Exposing electronics. CRC Press. p. 133. ISBN 978-90-5823-057-7. - ^ Cohen, L.; Rubenstin, R.; Wanlass, F. (1–3 November 1967), "MTOS four phase clock systems", Northeast Electronics Research and Engineering Meeting (NEREM) Record, vol. 9, pp. 170–1
- ^ Bassett, Ross Knox (2007). To the Digital Age: Research Labs, Start-up Companies, and the Rise of MOS Technology. JHU Press. p. 122. ISBN 978-0-8018-8639-3.
- ^ Boysel, L.; Kelley, J.; Cole, R. (October 1967), "MOS/LSI 8-Bit Parallel Accumulator", International Electron Devices Meeting (IEDM), vol. 15, no. 6, pp. 2–3, Bibcode:1968ITED...15..410B, doi:10.1109/T-ED.1968.16205
- ^ Seely, J.L. (March 1967). "Advances in the state-of-the-art of MOS device technology". Solid State Technology. 10: 55–62. ISBN 9780070231498.
- ^ Boysel, Lee L. (18 March 1968). "Adder on a Chip: LSI Helps Reduce Cost of Small Machine". Electronics. 41 (6): 119–123. ISSN 0013-5070.
- ^ Yen, Y.T. (September 1968). "A Mathematical Model Characterizing Four-Phase MOS Circuits for Logic Simulation". IEEE Transactions on Computers (9): C-17. doi:10.1109/TC.1968.229140. S2CID 27138705.
- ^ Yen, Y.T. (June 1969). "Intermittent Failure Problems of Four-Phase MOS Circuits". IEEE Journal of Solid-State Circuits. SC-4 (3): 107–110. Bibcode:1969IJSSC...4..107.. doi:10.1109/JSSC.1969.1049972.
- ^ Hatt, R.J.; Jackets, A.E.; Jarvis, D.B. (May 1969). "Four-phase Logic Circuits using Integrated m-o-s Transistors". Mullard Technical Communication (99). ISSN 0027-3139. OCLC 2448783.
- ^ Boysel, Lee (12 October 2007). "Making Your First Million (and other tips for aspiring entrepreneurs)". U. Mich. EECS Presentation / ECE Recordings. Archived from the original on 15 November 2012.
- ^ "Sharp QT-8D". VintageCalculators.
- ^ "The New Methodology for Random Logic Design Used in the 4004 and All the Early Intel Microprocessors: The Silicon Gate Design Methodology". The Intel 4004 Microprocessor and the Silicon Gate Technology.