Reliability (semiconductor): Difference between revisions
m →Methods of improvement: fixed CS1 errors: dates to meet MOS:DATEFORMAT (also General fixes) using AWB (10256) |
m Disambiguating links to Timing analysis (link changed to Static timing analysis) using DisamAssist. |
||
(29 intermediate revisions by 21 users not shown) | |||
Line 1: | Line 1: | ||
{{Multiple issues| |
|||
'''Reliability''' of semiconductor devices can be summarized as follows: |
|||
{{lead rewrite|date=October 2017}} |
|||
⚫ | # [[Semiconductor]] devices are very sensitive to impurities and particles. Therefore, to manufacture these devices it is necessary to manage many processes while accurately controlling the level of impurities and particles. The finished product quality depends upon the many layered relationship of each interacting substance in the semiconductor, including |
||
{{technical|date=October 2017}} |
|||
⚫ | |||
}} |
|||
'''Reliability''' of a semiconductor device is the ability of the device to perform its intended function during the life of the device in the field. |
|||
There are multiple considerations that need to be accounted for when developing reliable semiconductor devices: |
|||
⚫ | # [[Semiconductor]] devices are very sensitive to impurities and particles. Therefore, to manufacture these devices it is necessary to manage many processes while accurately controlling the level of impurities and particles. The finished product quality depends upon the many layered relationship of each interacting substance in the semiconductor, including [[metallizing|metallization]], chip material ([[list of semiconductor materials]]) and package. |
||
⚫ | |||
# Due to the rapid advances in technology, many new devices are developed using new materials and processes, and design calendar time is limited due to [[non-recurring engineering]] constraints, plus [[time to market]] concerns. Consequently, it is not possible to base new designs on the reliability of existing devices. |
# Due to the rapid advances in technology, many new devices are developed using new materials and processes, and design calendar time is limited due to [[non-recurring engineering]] constraints, plus [[time to market]] concerns. Consequently, it is not possible to base new designs on the reliability of existing devices. |
||
# To achieve [[economy of scale]], semiconductor products are manufactured in high volume. Furthermore, repair of finished semiconductor products is impractical. Therefore, incorporation of reliability at the design stage and reduction of variation in the production stage have become essential. |
# To achieve [[economy of scale]], semiconductor products are manufactured in high volume. Furthermore, repair of finished semiconductor products is impractical. Therefore, incorporation of reliability at the design stage and reduction of variation in the production stage have become essential. |
||
# Reliability of semiconductor devices may depend on assembly, use, and |
# Reliability of semiconductor devices may depend on assembly, use, environmental, and cooling conditions. Stress factors affecting device reliability include [[gas]], [[dust]], contamination, [[voltage]], [[Electric current|current]] density, [[temperature]], [[humidity]], [[mechanical stress]], [[vibration]], [[Shock (mechanics)|shock]], [[radiation]], [[pressure]], and intensity of [[magnetic]] and [[electrical]] fields. |
||
Design factors affecting semiconductor reliability include: [[voltage]] |
Design factors affecting semiconductor reliability include: [[voltage]], [[Electric power|power]], and [[Electric current|current]] [[derating]]; [[metastability]]; logic timing margins ([[logic simulation]]); [[Static timing analysis|timing analysis]]; [[temperature]] derating; and [[process control]]. |
||
== Methods of improvement == |
== Methods of improvement == |
||
Reliability of semiconductors is kept high through several methods. |
Reliability of semiconductors is kept high through several methods. [[Cleanrooms]] control impurities, |
||
[[process control]] controls processing, and [[burn-in]] (short term operation at extremes) and probe and test reduce escapes. |
[[process control]] controls processing, and [[burn-in]] (short term operation at extremes) and probe and test reduce escapes. Probe ([[wafer prober]]) tests the semiconductor die, prior to packaging, via micro-probes connected to test equipment. [[Final test]] tests the packaged device, often pre-, and post burn-in for a set of parameters that assure operation. Process and design weaknesses are identified by applying a set of stress tests in the qualification phase of the semiconductors before their market introduction e. g. according to the [[Automotive Electronics Council|AEC]] Q100 and Q101 stress qualifications.<ref name="AEC Documents">[http://www.aecouncil.com/AECDocuments.html AEC Documents]</ref> Parts Average Testing is a statistical method for recognizing and quarantining semiconductor die that have a higher probability of reliability failures. This technique identifies characteristics that are within specification but outside of a normal distribution for that population as at-risk outliers not suitable for high reliability applications. Tester-based Parts Average Testing varieties include Parametric Parts Average Testing (P-PAT) and Geographical Parts Average Testing (G-PAT), among others. Inline Parts Average Testing (I-PAT) uses data from production process control inspection and metrology to perform the outlier recognition function.<ref>{{Cite web|url=http://www.aecouncil.com/Documents/AEC_Q001_Rev_D.pdf|title=AEC Q001}}</ref><ref>{{Cite web|url=http://www.aecouncil.com/AECWorkshop.html|title=D.W. Price and R.J. Rathert (KLA-Tencor Corp.). "Best Known Methods for Latent Reliability Defect Control in 90nm – 14nm Semiconductor Fabs". Nineteenth Annual Automotive Electronics Reliability Workshop. Novi, Michigan. April 2017}}</ref> |
||
Bond strength measurement is performed in two basic types: pull testing and shear testing. Both can be done destructively, which is more common, or non destructively. Non destructive tests are normally used when extreme reliability is required such as in military or aerospace applications.<ref name="sykes">{{cite web |url=http://www.xyztec.com/bondtesting/ |title=Why test bonds? |first=Bob |last=Sykes |publisher=Global SMT & Packaging magazine |date=June 2010}}</ref> |
Bond strength measurement is performed in two basic types: pull testing and shear testing. Both can be done destructively, which is more common, or non destructively. Non destructive tests are normally used when extreme reliability is required such as in military or aerospace applications.<ref name="sykes">{{cite web |url=http://www.xyztec.com/bondtesting/ |title=Why test bonds? |first=Bob |last=Sykes |publisher=Global SMT & Packaging magazine |date=June 2010}}</ref> |
||
Line 37: | Line 44: | ||
# Die-attach [[Injection molding#Molding defects|voids]] – manufacturing defect—screenable with Scanning Acoustic Microscopy. |
# Die-attach [[Injection molding#Molding defects|voids]] – manufacturing defect—screenable with Scanning Acoustic Microscopy. |
||
# Solder joint failure by creep fatigue or intermetallics cracks. |
# Solder joint failure by creep fatigue or intermetallics cracks. |
||
# Die-pad/molding compound delamination due to thermal cycling |
|||
=== Environmentally induced failure mechanisms === |
=== Environmentally induced failure mechanisms === |
||
# Humidity effects |
# Humidity effects – moisture absorption by the package and circuit |
||
# Hydrogen effects |
# Hydrogen effects – Hydrogen induced breakdown of portions of the circuit (Metal) |
||
# Other Temperature Effects—Accelerated Aging, Increased Electro-migration with temperature, Increased Burn-Out |
# Other Temperature Effects—Accelerated Aging, Increased Electro-migration with temperature, Increased Burn-Out |
||
==See also== |
==See also== |
||
* [[Transistor aging]] |
|||
* [[Failure analysis]] |
* [[Failure analysis]] |
||
* [[Cleanroom]] |
* [[Cleanroom]] |
||
Line 52: | Line 60: | ||
== References == |
== References == |
||
{{reflist}} |
{{reflist}} |
||
* http://documentation.renesas.com/eng/products/others/rej27l0001_reliabilityhb.pdf |
|||
* http://parts.jpl.nasa.gov/mmic/4.PDF |
|||
* http://www.enre.umd.edu/publications/rs&h.htm |
|||
* https://www.eurelnet.org/ - Materials properties and Failure mechanisms. |
|||
== Bibliography == |
== Bibliography == |
||
* {{citation|title=Reliability of Electronic Packages and Semiconductor Devices|author=Giulio Di Giacomo|date=Dec 1, 1996|publisher=McGraw-Hill}} |
* {{citation|title=Reliability of Electronic Packages and Semiconductor Devices|author=Giulio Di Giacomo|date=Dec 1, 1996|publisher=McGraw-Hill}} |
||
* {{citation|title=Semiconductor Device Reliability| |
* {{citation|title=Semiconductor Device Reliability|author1=A. Christou |author2=B.A. Unger |name-list-style=amp |date=Dec 31, 1989|publisher=NATO Science Series E}} |
||
* {{citation|title=Guidebook for Managing Silicon Chip Reliability (Electronic Packaging Series)|author=Michael Pecht, Riko Radojcic, and Gopal Rao|date=Dec 29, 1998|publisher=CRC Press LLC}} |
|||
* MIL-HDBK-217F Reliability Prediction of Electronic Equipment |
* MIL-HDBK-217F Reliability Prediction of Electronic Equipment |
||
* MIL-HDBK-251 Reliability/Design Thermal Applications |
* MIL-HDBK-251 Reliability/Design Thermal Applications |
||
Line 78: | Line 79: | ||
* MIL-STD-2074 Failure Classification for Reliability Testing |
* MIL-STD-2074 Failure Classification for Reliability Testing |
||
* MIL-STD-2164 Environment Stress Screening Process for Electronic Equipment |
* MIL-STD-2164 Environment Stress Screening Process for Electronic Equipment |
||
* {{cite book |title=Semiconductor Reliability Handbook |url=http://documentation.renesas.com/eng/products/others/rej27l0001_reliabilityhb.pdf |archiveurl=https://web.archive.org/web/20061201114214/http://documentation.renesas.com/eng/products/others/rej27l0001_reliabilityhb.pdf |archivedate=1 December 2006 |date=31 August 2006 |publisher=Renesas Technology Corp }} |
|||
* {{cite web |url=http://parts.jpl.nasa.gov/mmic/4.PDF |title=Basic Failure Modes and Mechanisms |first1=S. |last1=Kayali }}{{full|date=June 2021}} |
|||
* {{cite web |url=http://www.enre.umd.edu/publications/rs&h.htm |archiveurl=https://web.archive.org/web/20051108142529/http://www.enre.umd.edu/publications/rs&h.htm |archivedate=8 November 2005 |title=Reliability Standards & Handbooks }} |
|||
* {{cite journal |last1=Akbari |first1=Mohsen |last2=Tavakoli Bina |first2=Mohammad |last3=Bahman |first3=Amir Sajjad |last4=Eskandari |first4=Bahman |last5=Pouresmaeil |first5=Edris |last6=Blaabjerg |first6=Frede |title=An Extended Multilayer Thermal Model for Multichip IGBT Modules Considering Thermal Aging |journal=IEEE Access |date=2021 |volume=9 |pages=84217–84230 |doi=10.1109/ACCESS.2021.3083063 |s2cid=235455172 |doi-access=free }} |
|||
* {{cite journal |last1=Akbari |first1=M. |last2=Bahman |first2=A.S. |last3=Reigosa |first3=P.D. |last4=Iannuzzo |first4=F. |last5=Bina |first5=M.T. |title=Thermal modeling of wire-bonded power modules considering non-uniform temperature and electric current interactions |journal=Microelectronics Reliability |date=September 2018 |volume=88-90 |pages=1135–1140 |doi=10.1016/j.microrel.2018.07.150 |s2cid=53529098 |url=https://vbn.aau.dk/da/publications/81f0ae92-f0e2-4608-88a7-6a7c17ae8375 }} |
|||
[[Category:Semiconductors]] |
|||
[[Category:Electronic design]] |
|||
[[Category:Packaging]] |
|||
[[Category:Semiconductor device fabrication]] |
[[Category:Semiconductor device fabrication]] |
Latest revision as of 08:39, 6 March 2024
This article has multiple issues. Please help improve it or discuss these issues on the talk page. (Learn how and when to remove these messages)
|
Reliability of a semiconductor device is the ability of the device to perform its intended function during the life of the device in the field.
There are multiple considerations that need to be accounted for when developing reliable semiconductor devices:
- Semiconductor devices are very sensitive to impurities and particles. Therefore, to manufacture these devices it is necessary to manage many processes while accurately controlling the level of impurities and particles. The finished product quality depends upon the many layered relationship of each interacting substance in the semiconductor, including metallization, chip material (list of semiconductor materials) and package.
- The problems of micro-processes, and thin films and must be fully understood as they apply to metallization and wire bonding. It is also necessary to analyze surface phenomena from the aspect of thin films.
- Due to the rapid advances in technology, many new devices are developed using new materials and processes, and design calendar time is limited due to non-recurring engineering constraints, plus time to market concerns. Consequently, it is not possible to base new designs on the reliability of existing devices.
- To achieve economy of scale, semiconductor products are manufactured in high volume. Furthermore, repair of finished semiconductor products is impractical. Therefore, incorporation of reliability at the design stage and reduction of variation in the production stage have become essential.
- Reliability of semiconductor devices may depend on assembly, use, environmental, and cooling conditions. Stress factors affecting device reliability include gas, dust, contamination, voltage, current density, temperature, humidity, mechanical stress, vibration, shock, radiation, pressure, and intensity of magnetic and electrical fields.
Design factors affecting semiconductor reliability include: voltage, power, and current derating; metastability; logic timing margins (logic simulation); timing analysis; temperature derating; and process control.
Methods of improvement
[edit]Reliability of semiconductors is kept high through several methods. Cleanrooms control impurities, process control controls processing, and burn-in (short term operation at extremes) and probe and test reduce escapes. Probe (wafer prober) tests the semiconductor die, prior to packaging, via micro-probes connected to test equipment. Final test tests the packaged device, often pre-, and post burn-in for a set of parameters that assure operation. Process and design weaknesses are identified by applying a set of stress tests in the qualification phase of the semiconductors before their market introduction e. g. according to the AEC Q100 and Q101 stress qualifications.[1] Parts Average Testing is a statistical method for recognizing and quarantining semiconductor die that have a higher probability of reliability failures. This technique identifies characteristics that are within specification but outside of a normal distribution for that population as at-risk outliers not suitable for high reliability applications. Tester-based Parts Average Testing varieties include Parametric Parts Average Testing (P-PAT) and Geographical Parts Average Testing (G-PAT), among others. Inline Parts Average Testing (I-PAT) uses data from production process control inspection and metrology to perform the outlier recognition function.[2][3]
Bond strength measurement is performed in two basic types: pull testing and shear testing. Both can be done destructively, which is more common, or non destructively. Non destructive tests are normally used when extreme reliability is required such as in military or aerospace applications.[4]
Failure mechanisms
[edit]Failure mechanisms of electronic semiconductor devices fall in the following categories
- Material-interaction-induced mechanisms.
- Stress-induced mechanisms.
- Mechanically induced failure mechanisms.
- Environmentally induced failure mechanisms.
Material-interaction-induced mechanisms
[edit]- Field-effect transistor gate-metal sinking
- Ohmic contact degradation
- Channel degradation
- Surface-state effects
- Package molding contamination—impurities in packaging compounds cause electrical failure
Stress-induced failure mechanisms
[edit]- Electromigration – electrically induced movement of the materials in the chip
- Burnout – localized overstress
- Hot Electron Trapping – due to overdrive in power RF circuits
- Electrical Stress – Electrostatic discharge, High Electro-Magnetic Fields (HIRF), Latch-up overvoltage, overcurrent
Mechanically induced failure mechanisms
[edit]- Die fracture – due to mis-match of thermal expansion coefficients
- Die-attach voids – manufacturing defect—screenable with Scanning Acoustic Microscopy.
- Solder joint failure by creep fatigue or intermetallics cracks.
- Die-pad/molding compound delamination due to thermal cycling
Environmentally induced failure mechanisms
[edit]- Humidity effects – moisture absorption by the package and circuit
- Hydrogen effects – Hydrogen induced breakdown of portions of the circuit (Metal)
- Other Temperature Effects—Accelerated Aging, Increased Electro-migration with temperature, Increased Burn-Out
See also
[edit]- Transistor aging
- Failure analysis
- Cleanroom
- Burn-in
- List of materials-testing resources
- List of materials analysis methods
References
[edit]- ^ AEC Documents
- ^ "AEC Q001" (PDF).
- ^ "D.W. Price and R.J. Rathert (KLA-Tencor Corp.). "Best Known Methods for Latent Reliability Defect Control in 90nm – 14nm Semiconductor Fabs". Nineteenth Annual Automotive Electronics Reliability Workshop. Novi, Michigan. April 2017".
- ^ Sykes, Bob (June 2010). "Why test bonds?". Global SMT & Packaging magazine.
Bibliography
[edit]- Giulio Di Giacomo (Dec 1, 1996), Reliability of Electronic Packages and Semiconductor Devices, McGraw-Hill
- A. Christou & B.A. Unger (Dec 31, 1989), Semiconductor Device Reliability, NATO Science Series E
- MIL-HDBK-217F Reliability Prediction of Electronic Equipment
- MIL-HDBK-251 Reliability/Design Thermal Applications
- MIL-HDBK-H 108 Sampling Procedures and Tables for Life and Reliability Testing (Based on Exponential Distribution)
- MIL-HDBK-338 Electronic Reliability Design Handbook
- MIL-HDBK-344 Environmental Stress Screening of Electronic Equipment
- MIL-STD-690C Failure Rate Sampling Plans and Procedures
- MIL-STD-721C Definition of Terms for Reliability and Maintainability
- MIL-STD-756B Reliability Modeling and Prediction
- MIL-HDBK-781 Reliability Test Methods, Plans and Environments for Engineering Development, Qualification and Production
- MIL-STD-1543B Reliability Program Requirements for Space and Missile Systems
- MIL-STD-1629A Procedures for Performing a Failure Mode, Effects, and Criticality Analysis
- MIL-STD-1686B Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipment (Excluding Electrically Initiated Explosive Devices)
- MIL-STD-2074 Failure Classification for Reliability Testing
- MIL-STD-2164 Environment Stress Screening Process for Electronic Equipment
- Semiconductor Reliability Handbook (PDF). Renesas Technology Corp. 31 August 2006. Archived from the original (PDF) on 1 December 2006.
- Kayali, S. "Basic Failure Modes and Mechanisms" (PDF).[full citation needed]
- "Reliability Standards & Handbooks". Archived from the original on 8 November 2005.
- Akbari, Mohsen; Tavakoli Bina, Mohammad; Bahman, Amir Sajjad; Eskandari, Bahman; Pouresmaeil, Edris; Blaabjerg, Frede (2021). "An Extended Multilayer Thermal Model for Multichip IGBT Modules Considering Thermal Aging". IEEE Access. 9: 84217–84230. doi:10.1109/ACCESS.2021.3083063. S2CID 235455172.
- Akbari, M.; Bahman, A.S.; Reigosa, P.D.; Iannuzzo, F.; Bina, M.T. (September 2018). "Thermal modeling of wire-bonded power modules considering non-uniform temperature and electric current interactions". Microelectronics Reliability. 88–90: 1135–1140. doi:10.1016/j.microrel.2018.07.150. S2CID 53529098.