Content deleted Content added
→Operations: add info |
mNo edit summary |
||
(23 intermediate revisions by 6 users not shown) | |||
Line 23:
=== Economic ===
Cost is a factor in selection of integrated circuit packaging. Typically, an inexpensive plastic package can dissipate heat up to 2W, which is sufficient for many simple applications, though a similar ceramic package can dissipate up to 50W in the same scenario.<ref name=":02"/> As the chips inside the package get smaller and faster, they also tend to get hotter. As the subsequent need for more effective heat dissipation increases, the cost of packaging rises along with it. Generally, the smaller and more complex the package needs to be, the more expensive it is to manufacture.<ref name=":1" /> Wire bonding can be used instead of techniques such as flip-chip to reduce costs.<ref>{{cite web | url=https://sst.semiconductor-digest.com/2005/07/wire-bond-vs-flip-chip-packaging/ | title=Wire Bond Vs. Flip Chip Packaging | Semiconductor Digest | date=10 December 2016 }}</ref>
== History ==
Line 33:
In the late 1990s, [[PQFP|plastic quad flat pack]] (PQFP) and [[thin small-outline package]]s (TSOP) replaced PGA packages as the most common for high pin count devices,<ref name=":02"/> though PGA packages are still often used for [[microprocessor]]s. However, industry leaders [[Intel]] and [[AMD]] transitioned in the 2000s from PGA packages to [[land grid array]] (LGA) packages.<ref>{{Cite web|url=http://www.intel.com/content/dam/www/public/us/en/documents/guides/lga-socket-and-package-technology-training-guide.pdf|title=Land Grid Array (LGA) Socket and Package Technology|website=Intel|access-date=April 7, 2016}}</ref>
[[Ball grid array]] (BGA) packages have existed since the 1970s, but evolved into flip-chip ball grid array (FCBGA) packages in the 1990s. FCBGA packages allow for much higher pin count than any existing package types. In an FCBGA package, the die is mounted upside-down (flipped) and connects to the [[package ball]]s via a substrate that is similar to a printed-circuit board rather than by wires. FCBGA packages allow an array of input-output signals (called Area-I/O) to be distributed over the entire die rather than being confined to the die periphery.<ref>{{Cite web|url=http://flipchips.com/tutorial01.html |title=Flipchips: Tutorial #1 |last=Riley |first=George |date=2009-01-30 |access-date=2016-04-07 |url-status=unfit |archive-url=https://web.archive.org/web/20090130092400/http://flipchips.com/tutorial01.html |archive-date=January 30, 2009 }}</ref> Ceramic subtrates for BGA were replaced with organic substrates to reduce costs and use existing PCB manufacturing techniques to produce more packages at a time by using larger PCB panels during manufacturing.<ref>{{cite book | url=https://books.google.com/books?id=tyJZ3eZQy7UC&dq=hdi+pcb+ajinomoto&pg=PA243 | isbn=978-0-387-78219-5 | title=Materials for Advanced Packaging | date=17 December 2008 | publisher=Springer }}</ref>
Traces out of the die, through the package, and into the [[printed circuit board]] have very different electrical properties, compared to on-chip signals. They require special design techniques and need much more electric power than signals confined to the chip itself.
Line 40:
== Common package types ==
{{multiple image
{{Main|List of integrated circuit packaging types}}▼
|direction = horizontal
|image1 = Vectra-xa-scsicard-xray hg.jpg
|image2 = Vectra-xa-scsicard hg.jpg
|footer = Left is [[X-ray]] of right [[Printed circuit board|PCB]], showing metal lead frames inside IC packages
}}
* [[Through-hole technology]]
* [[Surface-mount technology]]
Line 49 ⟶ 55:
* [[Chip-scale package]]
* [[Ball grid array]]
* [[List of
* [[Multi-chip module|Multi-chip packages]]
== Operations ==
Alternatively dies can be attached using solder. These techniques are usually used when the die will be wire bonded; dies with [[flip chip]] technology do not use these attachment techniques.<ref>{{cite web | url=https://www.eetimes.com/die-bonding-techniques-and-methods/ | title=Die bonding techniques and methods | date=9 July 2012 }}</ref><ref>{{cite book | url=https://books.google.com/books?id=xpanL96_yBQC&q=die+attach+adhesive&pg=PA388 | title=Chip on Board: Technology for Multichip Modules | isbn=978-0-442-01441-4 | last1=Lau | first1=John H. | date=30 June 1994 | publisher=Springer }}</ref>
IC bonding is also known as die bonding, die attach, and die mount.<ref name="Oricus Semicon Solutions 2021 z292">{{cite web | title=What is the Die Attach process? | website=Oricus Semicon Solutions | date=2021-11-01 | url=https://oricus-semicon.com/what-is-the-die-attach-process/ | access-date=2024-04-22}}</ref>
The following operations are performed at the packaging stage, as broken down into bonding, encapsulation, and wafer bonding steps. Note that this list is not all-inclusive and not all of these operations are performed for every package, as the process is highly dependent on the [[List of integrated circuit packaging types|package type]].▼
▲The following operations are performed at the packaging stage, as broken down into bonding, encapsulation, and wafer bonding steps. Note that this list is not all-inclusive and not all of these operations are performed for every package, as the process is highly dependent on the [[List of
*[[IC bonding]]
**[[Wire bonding]]
Line 65 ⟶ 74:
**[[Film attaching]]
**[[Spacer attaching]]
**[[Sintering die attach]]
*IC encapsulation
**[[Curing (chemistry)|Baking]]
Line 71 ⟶ 81:
**[[Trim and form]]
*[[Wafer bonding]]
Sintering die attach is a process that involves placing the semiconductor die onto the substrate and then subjecting it to high temperature and pressure in a controlled environment.<ref>Buttay, Cyril, et al. [https://hal.science/file/index/docid/672619/filename/article.pdf "Die attach of power devices using silver sintering-bonding process optimization and characterization."] HiTEN 2011. 2011.</ref>
==See also==
* [[Advanced packaging (semiconductors)]]
* [[List of
* [[List of electronics package dimensions]]
* [[Gold–aluminium intermetallic]] "purple plague"
|