Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- research-articleJanuary 2009
CTL and Its Usage in the EDA Industry
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 36–43https://doi.org/10.1109/MDT.2009.8The Core Test Language, originally developed within the IEEE 1500 development working group but later spun out as an independent standard, specifies the standardized language in which core test information for both wrapped and still-to-be-wrapped cores ...
- research-articleJanuary 2009
Algorithmic Concurrent Error Detection in Complex Digital-Processing Systems
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 60–67https://doi.org/10.1109/MDT.2009.6Fault tolerance capabilities are becoming a fundamental requirement in many designs. Improving these systems' dependability under demanding environmental and operating conditions requires new techniques that use concurrent error detection (CED) ...
- research-articleJanuary 2009
We need more standards like IEEE 1500
IEEE Design & Test (DEST), Volume 26, Issue 1Page 104https://doi.org/10.1109/MDT.2009.22The authors lightheartedly discuss the importance of standards like IEEE 1500, emphasizing a few "side benefits," such as the positive impact on the economy from all the traveling involved in discussing and debating a standard. Perhaps, the authors ...
- research-articleJanuary 2009
Turbo1500: Core-Based Design for Test and Diagnosis
- Laung-Terng Wang,
- Ravi Apte,
- Shianling Wu,
- Boryau Sheu,
- Kuen-Jong Lee,
- Xiaoqing Wen,
- Wen-Ben Jone,
- Jianghao Guo,
- Wei-Shin Wang,
- Hao-Jan Chao,
- Jinsong Liu,
- Yanlong Niu,
- Yi-Chih Sung,
- Chi-Chun Wang,
- Fangfang Li
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 26–35https://doi.org/10.1109/MDT.2009.21Tool support is crucial in widespread adoption of a standard. This article describes a set of tools and associated flow for DFT insertion and test generation based on IEEE Std 1500.
- research-articleJanuary 2009
The Challenges of Nanotechnology and Gigacomplexity
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 88–93https://doi.org/10.1109/MDT.2009.20In his keynote address at the 2007 International Test Conference, Gadi Singer (vice president of the Mobility Group and general manager of the SOC Enabling Group at Intel) provided Intel's perspective on evolving computing trends, continuing and future ...
-
- research-articleJanuary 2009
The ARM Cortex-A8 Microprocessor IEEE Std 1500 Wrapper
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 44–51https://doi.org/10.1109/MDT.2009.19This article describes the test wrapper implementation of a popular embedded microprocessor, along with an automated approach for verifying the wrapper's compliance to the standard.
- research-articleJanuary 2009
Test Access Mechanism in the Quad-Core AMD Opteron Microprocessor
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 52–59https://doi.org/10.1109/MDT.2009.17Multicore microprocessors provide a natural application environment for IEEE Std 1500 and, as this article proves, allow for innovative approaches that capitalize on the fact that the various cores are identical.
- research-articleJanuary 2009
Logic Mapping in Crossbar-Based Nanoarchitectures
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 68–77https://doi.org/10.1109/MDT.2009.14This article presents a mathematical model and algorithm that address the problem of logic function mapping in a nanoelectronic environment. Enhancement techniques improve the algorithm's runtime by significantly cutting down on unnecessary backtracking ...
- research-articleJanuary 2009
Improved Core Isolation and Access for Hierarchical Embedded Test
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 18–25https://doi.org/10.1109/MDT.2009.13IEEE Std 1500 enables automation and hence allows for easier and faster integration of embedded cores into an SoC. This article describes an automated test development system based on the concept of embedded test.
- research-articleJanuary 2009
IEEE Std 1500 Enables Modular SoC Testing
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 8–17https://doi.org/10.1109/MDT.2009.12IEEE Std 1500 enables modular SoC testing, not only for core-based testing, but also for divide-and-conquer test generation and test reuse. This article provides a brief tutorial on the standard and illustrates its usage through two application case ...
- research-articleJanuary 2009
IEEE Std 1500 enables core-based SoC test development
IEEE Design & Test (DEST), Volume 26, Issue 1Page 4https://doi.org/10.1109/MDT.2009.11IEEE Std 1500 supports cost-efficient testing of core-based SoCs. Several popular commercial cores have incorporated IEEE-1500-compliant wrappers, and many complex SoC designs have successfully employed a modular-testing strategy enabled by this ...
- opinionJanuary 2009
Guest Editors' Introduction: The Status of IEEE Std 1500
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 6–7https://doi.org/10.1109/MDT.2009.10The increased use of embedded predesigned reusable cores necessitates a core-based test strategy. The goal of IEEE Std 1500-2005 is to simplify reuse and facilitate interoperability for testing core-based system chips, especially if they contain cores ...
- research-articleJanuary 2009
A CMOS Resizing Methodology for Analog Circuits
IEEE Design & Test (DEST), Volume 26, Issue 1Pages 78–87https://doi.org/10.1109/MDT.2009.1This article presents a CMOS resizing methodology for analog circuits during a technology migration, with easy-to-apply scaling rules based on a simple MOS transistor model. The goals are to transpose a circuit topology from one technology to another ...
- research-articleNovember 2008
Wafer Test Methods to Improve Semiconductor Die Reliability
IEEE Design & Test (DEST), Volume 25, Issue 6Pages 528–537https://doi.org/10.1109/MDT.2008.174Incremental advances in semiconductor device testing have improved device quality and reliability. New test methods applied to dies at the wafer level are now significantly improving the reliability of devices sold to the increasing bare-die market and ...
- research-articleNovember 2008
The State of ESL Design
- Reinaldo Bergamaschi,
- Luca Benini,
- Krisztian Flautner,
- Wido Kruijtzer,
- Alberto Sangiovanni-Vincentelli,
- Kazutoshi Wakabayashi
IEEE Design & Test (DEST), Volume 25, Issue 6Pages 510–519https://doi.org/10.1109/MDT.2008.172This is the first of two roundtables on electronic system-level design in this issue of IEEE Design & Test. ESL design and tools have been present in the design landscape for many years. Significant ESL innovations are now part of most advanced ...
- research-articleNovember 2008
Multisynchronous and Fully Asynchronous NoCs for GALS Architectures
IEEE Design & Test (DEST), Volume 25, Issue 6Pages 572–580https://doi.org/10.1109/MDT.2008.167Networks on chips constitute a new design paradigm for communication infrastructures in large multiprocessor SoCs. NoCs can use the GALS technique to address the difficulty of distributing a synchronous clock signal on the entire chip area. This article ...
- research-articleNovember 2008
- research-articleNovember 2008
Defect Tolerance for Nanoscale Crossbar-Based Devices
IEEE Design & Test (DEST), Volume 25, Issue 6Pages 549–559https://doi.org/10.1109/MDT.2008.162The need for defect maps and per-chip placement and routing limits the efficiency of test and defect tolerance techniques in nanoscale crossbar-based devices. The authors propose a method using two simulation programs that circumvents these difficulties ...
- research-articleNovember 2008
Clarifying the record on testability cost functions
IEEE Design & Test (DEST), Volume 25, Issue 6Pages 608–609https://doi.org/10.1109/MDT.2008.161Many articles have been written on testability cost functions and measures. Most of them point to the work of Lawrence Goldstein as one of the first major contributions in this field.4 In this column, I will describe my personal familiarity with some of ...