Export Citations
Save this search
Please login to be able to save your searches and receive alerts for new content matching your search criteria.
- research-articleAugust 2022
Silicon validation of LUT-based logic-locked IP cores
- Gaurav Kolhe,
- Tyler Sheaves,
- Kevin Immanuel Gubbi,
- Tejas Kadale,
- Setareh Rafatirad,
- Sai Manoj PD,
- Avesta Sasan,
- Hamid Mahmoodi,
- Houman Homayoun
DAC '22: Proceedings of the 59th ACM/IEEE Design Automation ConferencePages 1189–1194https://doi.org/10.1145/3489517.3530606Modern semiconductor manufacturing often leverages a fabless model in which design and fabrication are partitioned. This has led to a large body of work attempting to secure designs sent to an untrusted third party through obfuscation methods. On the ...
- research-articleAugust 2022
LOCK&ROLL: deep-learning power side-channel attack mitigation using emerging reconfigurable devices and logic locking
- Gaurav Kolhe,
- Tyler Sheaves,
- Kevin Immanuel Gubbi,
- Soheil Salehi,
- Setareh Rafatirad,
- Sai Manoj PD,
- Avesta Sasan,
- Houman Homayoun
DAC '22: Proceedings of the 59th ACM/IEEE Design Automation ConferencePages 85–90https://doi.org/10.1145/3489517.3530414The security and trustworthiness of ICs are exacerbated by the modern globalized semiconductor business model. This model involves many steps performed at multiple locations by different providers and integrates various Intellectual Properties (IPs) from ...
- research-articleJune 2021
A Survey Describing Beyond Si Transistors and Exploring Their Implications for Future Processors
ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 17, Issue 3Article No.: 27, Pages 1–44https://doi.org/10.1145/3453143The advancement of Silicon CMOS technology has led information technology innovation for decades. However, scaling transistors down according to Moore’s law is almost reaching its limitations. To improve system performance, cost, and energy efficiency, ...
- research-articleJanuary 2021
Resilient and Secure Hardware Devices Using ASL
ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 17, Issue 2Article No.: 11, Pages 1–26https://doi.org/10.1145/3429982Due to the globalization of Integrated Circuit (IC) design in the semiconductor industry and the outsourcing of chip manufacturing, Third-Party Intellectual Properties (3PIPs) become vulnerable to IP piracy, reverse engineering, counterfeit IC, and ...
- research-articleOctober 2017
Architectural tradeoffs for biodegradable computing
MICRO-50 '17: Proceedings of the 50th Annual IEEE/ACM International Symposium on MicroarchitecturePages 706–717https://doi.org/10.1145/3123939.3123980Organic thin-film transistors (OTFTs) have attracted increased attention because of the possibility to produce environmentally friendly low-cost, lightweight, flexible, and even biodegradable devices. With an increasing number of complex applications ...
- posterFebruary 2016
Stochastic-Based Spin-Programmable Gate Array with Emerging MTJ Device Technology (Abstract Only)
FPGA '16: Proceedings of the 2016 ACM/SIGDA International Symposium on Field-Programmable Gate ArraysPage 279https://doi.org/10.1145/2847263.2847317This paper describes the stochastic-based Spin-Programmable Gate Array (SPGA), an innovative architecture attempting to exploit the stochastic switching behavior newly found in emerging spintronic devices for reconfigurable computing. While many ...
- research-articleNovember 2014
Quantifying Irreversible Information Loss in Digital Circuits
ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 11, Issue 2Article No.: 10, Pages 1–17https://doi.org/10.1145/2629523Heat generation limits the performance of state-of-the-art integrated circuits, originating from the wasteful static CMOS operating principle. Near-term solutions like adiabatic charging for energy recovery and limiting friction-type heat sources ...
- research-articleAugust 2014
SPINDLE: SPINtronic deep learning engine for large-scale neuromorphic computing
ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and designPages 15–20https://doi.org/10.1145/2627369.2627625Deep Learning Networks (DLNs) are bio-inspired large-scale neural networks that are widely used in emerging vision, analytics, and search applications. The high computation and storage requirements of DLNs have led to the exploration of various avenues ...
- research-articleJune 2012
Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture
DAC '12: Proceedings of the 49th Annual Design Automation ConferencePages 492–497https://doi.org/10.1145/2228360.2228447Spin-transfer torque magnetic RAM (STT MRAM) has emerged as a promising candidate for on-chip memory in future computing platforms. We present a cross-layer (device-circuit-architecture) approach to energy-efficient cache design using STT MRAM. At the ...