Keyword: BRAM interface logic delay testing : Search

Applied Filters

People

Publications

Publication Date

1 Results for: Keyword: BRAM interface logic delay testingEdit SearchSave SearchRSS

Searched The ACM Guide to Computing Literature (3,843,204 records)|Limit your search to The ACM Full-Text Collection (775,260 records)

Showing 1 - 1of1 Results

Select All

Export Citations Save to Binder

per page:

Recency

research-article
September 2019
FRoC 2.0: Automatic BRAM and Logic Testing to Enable Dynamic Voltage Scaling for FPGA Applications
ACM Transactions on Reconfigurable Technology and Systems (TRETS), Volume 12, Issue 4Article No.: 20, Pages 1–28https://doi.org/10.1145/3354188

In earlier technology nodes, FPGAs had low power consumption compared to other compute chips such as CPUs and GPUs. However, in the 14nm technology node, FPGAs are consuming unprecedented power in the 100+W range, making power consumption a pressing ...
3
163
Metrics
Total Citations3
Total Downloads163
Last 12 Months10
Last 6 weeks1
Get Access