Cited By
View all- Papaphilippou PShah M(2022)FPGA-Extended General Purpose Computer ArchitectureApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-031-19983-7_7(87-102)Online publication date: 27-Oct-2022
Exploiting frequent opcode locality for power efficient instruction cache
Pages 399 - 402
Abstract
Due to the frequent access, the instruction cache is usually a major power consumer. Based on the frequent opcode locality, where a small number of opcodes often account for a large portion of instruction executions, we propose a power-efficient instruction cache design, called frequent opcodes encoding (FOE) instruction cache, which is a tableless and software independent design. In our design, a few frequent opcodes are recoded to minimize the bitline switching activities, and thus reduce the power consumption of the instruction cache.
References
[1]
Kim, S. and Kim, J. 1999. Opcode encoding for low power instruction fetch. IEE Electronics Letters. 35, 13, 1064--1065.
[2]
Pouladi, A. and Nooshabadi, S. 2005. Opcode encoding for low power embedded systems. in Proceedings of Symposium on Circuits and Systems. 23--26.
[3]
Chandar, S. G., Mehendale, M. and Govindarajan, G. 2001. Area and power reduction of embedded DSP systems using instruction compression and re--configurable encoding. in Proceedings of International Conference on Computer Aided Design (ICCAD), 631--634.
[4]
Kadayif, I. and Kandemir, M. T. 2002. Instruction compression and encoding for low--power systems. in Proceedings of International ASIC/SOC Conference, 301--305.
[5]
Shivakumar, P. and Jouppi, N. P. 2001. CACTI 3.0: An integrated cache timing, power and area model. COMPAQ WRL Research Report.
Index Terms
- Exploiting frequent opcode locality for power efficient instruction cache
Recommendations
An efficient direct mapped instruction cache for application-specific embedded systems
CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisCaches may consume half of a microprocessor's total power and cache misses incur accessing off-chip memory, which is both time consuming and energy costly. Therefore, minimizing cache power consumption and reducing cache misses are important to reduce ...
An Energy-Efficient Partitioned Instruction Cache Architecture for Embedded Processors
Energy efficiency of cache memories is crucial in designing embedded processors. Reducing energy consumption in the instruction cache is especially important, since the instruction cache consumes a significant portion of total processor energy. This ...
Execution History Guided Instruction Prefetching
The increasing gap in performance between processors and main memory has made effective instructions prefetching techniques more important than ever. A major deficiency of existing prefetching methods is that most of them require an extra port to I-...
Comments
Information & Contributors
Information
Published In
May 2008
480 pages
ISBN:9781595939999
DOI:10.1145/1366110
- General Chairs:
- Vijay Narayanan,
- Zhiyuan Yan,
- Program Chairs:
- Enrico Macii,
- Sanjukta Bhanja
Copyright © 2008 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 04 May 2008
Check for updates
Author Tags
Qualifiers
- Poster
Conference
Acceptance Rates
Overall Acceptance Rate 312 of 1,156 submissions, 27%
Upcoming Conference
GLSVLSI '25
- Sponsor:
- sigda
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 114Total Downloads
- Downloads (Last 12 months)1
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025
Other Metrics
Citations
Cited By
View all- Papaphilippou PShah M(2022)FPGA-Extended General Purpose Computer ArchitectureApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-031-19983-7_7(87-102)Online publication date: 27-Oct-2022
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in