SPUR (Symbolic Processing Using RISCs) is a workstation for conducting parallel processing research. SPUR contains 6 to 12 high-performance homogeneous processors connected with a shared bus. The number of processors is large enough to permit parallel processing experiments, but small enough to allow packaging as a personal workstation. The restricted processor count also allows us to build powerful RISC processors, which include support for Lisp and IEEE floating-point, at reasonable cost. This paper presents a specification of SPUR and the results of some early architectural experiments. SPUR features include a large virtually-tagged cache, address translation without a translation buffer, LISP support with datatype tags but without microcode, multiple cache consistency in hardware, and an IEEE floating-point coprocessor without microcode.
Cited By
- Kaxiras S and Ros A (2013). A new perspective for efficient virtual-cache coherence, ACM SIGARCH Computer Architecture News, 41:3, (535-546), Online publication date: 26-Jun-2013.
- Pallas J and Ungar D Multiprocessor Smalltalk: a case study of a multiprocessor-based programming environment Proceedings of the ACM SIGPLAN 1988 conference on Programming language design and implementation, (268-277)
- Pallas J and Ungar D (1988). Multiprocessor Smalltalk: a case study of a multiprocessor-based programming environment, ACM SIGPLAN Notices, 23:7, (268-277), Online publication date: 1-Jul-1988.
- Séquin C, Newton A and Sangiovanni-Vincentelli A Highlight of VLSI at research Berkeley Proceedings of 1986 ACM Fall joint computer conference, (894-898)