skip to main content
10.5555/4832guideproceedingsBook PagePublication PagesConference Proceedingsacm-pubtype
on Parallel MIMD computation: HEP supercomputer and its applications
1985 Proceeding
Publisher:
  • Massachusetts Institute of Technology
  • 201 Vassar Street, W59-200 Cambridge, MA
  • United States
ISBN:
978-0-262-11101-0
Published:
01 June 1985

Reflects downloads up to 06 Nov 2024Bibliometrics
Abstract

No abstract available.

Skip Table Of Content Section
Article
Article
The architecture of HEP
Pages 41–55
Article
Performance characterization of the HEP
Pages 59–90
Article
A brief survey of implicit parallelism detection
Pages 93–122
Article
Execution support for HEP SISAL
Pages 151–179
Article
Article
Hydrocodes on the HEP
Pages 309–330
Article
Solution of boundary-value problems on HEP
Pages 349–366

Cited By

  1. Leadbitter P, Page D and Smart N (2007). Nondeterministic Multithreading, IEEE Transactions on Computers, 56:7, (992-998), Online publication date: 1-Jul-2007.
  2. Muller H, Page D, Irwin J and May D Caches with compositional performance Embedded processor design challenges, (242-259)
  3. Forsell M (2002). Architectural differences of efficient sequential and parallel computers, Journal of Systems Architecture: the EUROMICRO Journal, 47:13, (1017-1041), Online publication date: 1-Jul-2002.
  4. ACM
    Tang X, Wang J, Theobald K and Gao G Thread partitioning and scheduling based on cost model Proceedings of the ninth annual ACM symposium on Parallel algorithms and architectures, (272-281)
  5. ACM
    Philbin J, Edler J, Anshus O, Douglas C and Li K Thread scheduling for cache locality Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, (60-71)
  6. ACM
    Luk C and Mowry T Compiler-based prefetching for recursive data structures Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, (222-233)
  7. ACM
    Philbin J, Edler J, Anshus O, Douglas C and Li K (1996). Thread scheduling for cache locality, ACM SIGOPS Operating Systems Review, 30:5, (60-71), Online publication date: 1-Dec-1996.
  8. ACM
    Luk C and Mowry T (1996). Compiler-based prefetching for recursive data structures, ACM SIGOPS Operating Systems Review, 30:5, (222-233), Online publication date: 1-Dec-1996.
  9. ACM
    Philbin J, Edler J, Anshus O, Douglas C and Li K (2019). Thread scheduling for cache locality, ACM SIGPLAN Notices, 31:9, (60-71), Online publication date: 1-Sep-1996.
  10. ACM
    Luk C and Mowry T (2019). Compiler-based prefetching for recursive data structures, ACM SIGPLAN Notices, 31:9, (222-233), Online publication date: 1-Sep-1996.
  11. ACM
    Halstead B, Callahan D, Dennis J, Nikhil R and Sarkar V (1994). Programming, compilation, and resource management issues for multithreading (panel session II), ACM SIGARCH Computer Architecture News, 22:1, (19-33), Online publication date: 1-Mar-1994.
  12. ACM
    Malloy B The validation of a multiprocessor simulator Proceedings of the 25th conference on Winter simulation, (625-631)
  13. Wilson G (1993). A Glossary of Parallel Computing Terminology, IEEE Parallel & Distributed Technology: Systems & Technology, 1:1, (52-67), Online publication date: 1-Feb-1993.
  14. ACM
    Boothe B and Ranade A Improved multithreading techniques for hiding communication latency in multiprocessors Proceedings of the 19th annual international symposium on Computer architecture, (214-223)
  15. ACM
    Boothe B and Ranade A (1992). Improved multithreading techniques for hiding communication latency in multiprocessors, ACM SIGARCH Computer Architecture News, 20:2, (214-223), Online publication date: 1-May-1992.
  16. ACM
    Nemirovsky M, Brewer F and Wood R DISC Proceedings of the 24th annual international symposium on Microarchitecture, (163-171)
  17. ACM
    Jordan H and Heuring V Time multiplexed optical computers Proceedings of the 1991 ACM/IEEE conference on Supercomputing, (370-378)
  18. ACM
    Gupta R Employing register channels for the exploitation of instruction level parallelism Proceedings of the second ACM SIGPLAN symposium on Principles & practice of parallel programming, (118-127)
  19. ACM
    Gupta R (2019). Employing register channels for the exploitation of instruction level parallelism, ACM SIGPLAN Notices, 25:3, (118-127), Online publication date: 1-Mar-1990.
  20. ACM
    Jakob R and Hack J Parallel MIMD programming for global models of atmospheric flow Proceedings of the 1989 ACM/IEEE conference on Supercomputing, (106-112)
  21. ACM
    Ayguadé E, Labarta J, Torres J and Borensztejn P GTS: parallelization and vectorization of tight recurrences Proceedings of the 1989 ACM/IEEE conference on Supercomputing, (531-539)
  22. ACM
    Steele G Making asynchronous parallelism safe for the world Proceedings of the 17th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, (218-231)
  23. ACM
    Gharachorloo K, Sarkar V and Hennessy J A simple and efficient implmentation approach for single assignment languages Proceedings of the 1988 ACM conference on LISP and functional programming, (259-268)
Contributors
  • Boeing Corporation

Recommendations