article

Solving the N-bit parity problem using neural networks

Authors:

Myron E. Hohil,

Derong Liu,

Stanley H. SmithAuthors Info & Claims

Neural Networks, Volume 12, Issue 9

Pages 1321 - 1323

https://doi.org/10.1016/S0893-6080(99)00069-6

Published: 01 November 1999 Publication History

Abstract

No abstract available.

Cited By

View all

Rozycki PKolbusz JLysenko OWilamowski B(2018)Soft Patterns Reduction for RBF Network Performance ImprovementArtificial Intelligence and Soft Computing10.1007/978-3-319-91253-0_19(190-200)Online publication date: 3-Jun-2018
https://dl.acm.org/doi/10.1007/978-3-319-91253-0_19
Lopes RCosta E(2014)Developments on the Regulatory Network Computational DeviceInternational Journal of Natural Computing Research10.4018/ijncr.20141001044:4(55-91)Online publication date: 1-Oct-2014
https://dl.acm.org/doi/10.4018/ijncr.2014100104
Yang GQiao J(2014)A fast and efficient two-phase sequential learning algorithm for spatial architecture neural networkApplied Soft Computing10.1016/j.asoc.2014.09.01225:C(129-138)Online publication date: 1-Dec-2014
https://dl.acm.org/doi/10.1016/j.asoc.2014.09.012
Show More Cited By

Index Terms

Solving the N-bit parity problem using neural networks
1. Computing methodologies
  1. Machine learning
    1. Machine learning approaches
      1. Neural networks

Recommendations

A Solution for the N-bit Parity Problem Using a Single Translated Multiplicative Neuron

A solution to the N-bit parity problem employing a single multiplicative neuron model, called translated multiplicative neuron (π_t-neuron), is proposed. The π_t-neuron presents the following advantages: (a) ∀N≥1, only 1 π_t-neuron is necessary, with a ...
Neural Network Implementation Using Bit Streams

A new method for the parallel hardware implementation of artificial neural networks (ANNs) using digital techniques is presented. Signals are represented using uniformly weighted single-bit streams. Techniques for generating bit streams from analog or ...
Novel 8-bit reversible full adder/subtractor using a QCA reversible gate

Conventional digital circuits consume a considerable amount of energy. If bits of information remain during logical operations, power consumption decreases considerably because the data bits in reversible computations are not lost. The types of ...

Comments

Information & Contributors

Information

Published In

Neural Networks Volume 12, Issue 9

Nov. 1999

119 pages

ISSN:0893-6080

Editors:
Stephen Grossberg
Boston Univ., Boston, MA
,
Mitsuo Kawato
ATR Research Lab, Kyoto, Japan
,
John Taylor
Univ. of London, Strand, London

Issue’s Table of Contents

Publisher

Elsevier Science Ltd.

United Kingdom

Publication History

Published: 01 November 1999

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Rozycki PKolbusz JLysenko OWilamowski B(2018)Soft Patterns Reduction for RBF Network Performance ImprovementArtificial Intelligence and Soft Computing10.1007/978-3-319-91253-0_19(190-200)Online publication date: 3-Jun-2018
https://dl.acm.org/doi/10.1007/978-3-319-91253-0_19
Lopes RCosta E(2014)Developments on the Regulatory Network Computational DeviceInternational Journal of Natural Computing Research10.4018/ijncr.20141001044:4(55-91)Online publication date: 1-Oct-2014
https://dl.acm.org/doi/10.4018/ijncr.2014100104
Yang GQiao J(2014)A fast and efficient two-phase sequential learning algorithm for spatial architecture neural networkApplied Soft Computing10.1016/j.asoc.2014.09.01225:C(129-138)Online publication date: 1-Dec-2014
https://dl.acm.org/doi/10.1016/j.asoc.2014.09.012
Wilamowski BYu H(2010)Neural network learning without backpropagationIEEE Transactions on Neural Networks10.1109/TNN.2010.207348221:11(1793-1803)Online publication date: 1-Nov-2010
https://dl.acm.org/doi/10.1109/TNN.2010.2073482
Epitropakis MPlagianakos VVrahatis M(2010)Hardware-friendly Higher-Order Neural Network Training using Distributed Evolutionary AlgorithmsApplied Soft Computing10.1016/j.asoc.2009.08.01010:2(398-408)Online publication date: 1-Mar-2010
https://dl.acm.org/doi/10.1016/j.asoc.2009.08.010
Tseng LChen W(2010)Solving large n-bit parity problems with the evolutionary ANN ensembleProceedings of the 7th international conference on Advances in Neural Networks - Volume Part I10.1007/978-3-642-13278-0_50(389-395)Online publication date: 6-Jun-2010
https://dl.acm.org/doi/10.1007/978-3-642-13278-0_50
Chen FChen GHe GXu XHe Q(2009)Universal perceptron and DNA-like learning algorithm for binary neural networksIEEE Transactions on Neural Networks10.1109/TNN.2009.202888620:10(1645-1658)Online publication date: 1-Oct-2009
https://dl.acm.org/doi/10.1109/TNN.2009.2028886
Basak J(2004)Online adaptive decision treesNeural Computation10.1162/089976604133639616:9(1959-1981)Online publication date: 1-Sep-2004
https://dl.acm.org/doi/10.1162/0899766041336396

Abstract

Cited By

Index Terms

Recommendations

A Solution for the N-bit Parity Problem Using a Single Translated Multiplicative Neuron

Neural Network Implementation Using Bit Streams

Novel 8-bit reversible full adder/subtractor using a QCA reversible gate

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations