• Fischer T and Falk H. (2024). Timing-aware analysis of shared cache interference for non-preemptive scheduling. Real-Time Systems. 10.1007/s11241-024-09430-8.

    https://link.springer.com/10.1007/s11241-024-09430-8

  • Sun Z, Zhou Z and Fu F. (2024). Optimizing code allocation for hybrid on-chip memory in IoT systems. Integration. 10.1016/j.vlsi.2024.102195. 97. (102195). Online publication date: 1-Jul-2024.

    https://linkinghub.elsevier.com/retrieve/pii/S0167926024000592

  • Sun B, Kloda T, Garcia S, Gracioli G and Caccamo M. (2024). Minimizing cache usage with fixed-priority and earliest deadline first scheduling. Real-Time Systems. 10.1007/s11241-024-09423-7.

    https://link.springer.com/10.1007/s11241-024-09423-7

  • Fischer T and Falk H. (2024). Shared Cache Analysis Under Preemptive Scheduling 2024 Design, Automation & Test in Europe Conference & Exhibition (DATE). 10.23919/DATE58400.2024.10546581. 978-3-9819263-8-5. (1-6).

    https://ieeexplore.ieee.org/document/10546581/

  • Sun B, Roy D, Kloda T, Bastoni A, Pellizzoni R and Caccamo M. (2023). Co-Optimizing Cache Partitioning and Multi-Core Task Scheduling: Exploit Cache Sensitivity or Not? 2023 IEEE Real-Time Systems Symposium (RTSS). 10.1109/RTSS59052.2023.00028. 979-8-3503-2857-8. (224-236).

    https://ieeexplore.ieee.org/document/10406054/

  • Chen J, Loi I, Flamand E, Tagliavini G, Benini L and Rossi D. (2023). Scalable Hierarchical Instruction Cache for Ultralow-Power Processors Clusters. IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 31:4. (456-469). Online publication date: 1-Apr-2023.

    https://doi.org/10.1109/TVLSI.2022.3228336