• Freitas D, Naviner L, Mota J, Silveira J, Marcon C, Mota D and Coelho A. nMatrix: A New Decoding Algorithm for the Matrix ECC. Proceedings of the 13th Latin-American Symposium on Dependable and Secure Computing. (220-230).

    https://doi.org/10.1145/3697090.3697091

  • Liu H, Li J, Xiao L, Wang T and Li J. (2024). SET-detection low complexity burst error correction codes for SRAM protection. Integration, the VLSI Journal. 98:C. Online publication date: 1-Sep-2024.

    https://doi.org/10.1016/j.vlsi.2024.102212

  • Gao X, Cui N, Nian J, Liu H and Yang M. (2024). Two-Dimensional Protection Code for Virtual Page Information in Translation Lookaside Buffers. Electronics. 10.3390/electronics13071320. 13:7. (1320).

    https://www.mdpi.com/2079-9292/13/7/1320

  • Maity R, Samanta J and Bhaumik J. (2022). Construction Technique and Evaluation of High Performance t-bit Burst Error Correcting Codes for Protecting MCUs. Journal of Circuits, Systems and Computers. 10.1142/S0218126623501426. 32:09. Online publication date: 1-Jun-2023.

    https://www.worldscientific.com/doi/10.1142/S0218126623501426

  • Nian J, Liang Z, Liu H and Yang M. An Efficient Fault-Tolerant Protection Method for L0 BTB. IEEE Transactions on Circuits and Systems I: Regular Papers. 10.1109/TCSI.2022.3228774. 70:3. (1284-1297).

    https://ieeexplore.ieee.org/document/10004483/

  • Guo J, Mao G, Liu W, Shao C, Wu R, Li Y, Zhao J, Shen C, Mou H, Zhang L, Li H and Du G. The Bitmap Decryption Model on Interleaved SRAM Using Multiple-Bit Upset Analysis. IEEE Transactions on Nuclear Science. 10.1109/TNS.2022.3186083. 69:8. (1857-1864).

    https://ieeexplore.ieee.org/document/9805792/

  • Liu H, Reviriego P, Argyrides C and Xiao L. Correction Masking: A Technique to Implement Efficient SET Tolerant Error Correction Decoders. IEEE Transactions on Device and Materials Reliability. 10.1109/TDMR.2021.3132045. 22:1. (36-41).

    https://ieeexplore.ieee.org/document/9632816/

  • Song Y, Park S, Sullivan M and Kim J. SEC-BADAEC: An Efficient ECC With No Vacancy for Strong Memory Protection. IEEE Access. 10.1109/ACCESS.2022.3201525. 10. (89769-89780).

    https://ieeexplore.ieee.org/document/9866743/

  • Li J, Xiao L, Li L, Li H, Liu H and Wang C. A Write-Buffer Scheme to Protect Cache Memories Against Multiple-Bit Errors. IEEE Access. 10.1109/ACCESS.2022.3198989. 10. (89000-89010).

    https://ieeexplore.ieee.org/document/9857910/

  • Farbeh H, Delshadtehrani L, Kim H and Kim S. ECC-United Cache: Maximizing Efficiency of Error Detection/Correction Codes in Associative Cache Memories. IEEE Transactions on Computers. 10.1109/TC.2020.2994067. 70:4. (640-654).

    https://ieeexplore.ieee.org/document/9091307/

  • Naseer M, Ahmad W and Hasan O. (2020). Formal Verification of ECCs for Memories Using ACL2. Journal of Electronic Testing: Theory and Applications. 36:5. (643-663). Online publication date: 1-Oct-2020.

    https://doi.org/10.1007/s10836-020-05904-2

  • Maity R, Tripathi S, Samanta J and Bhaumik J. (2020). Lower complexity error location detection block of adjacent error correcting decoder for SRAMs. IET Computers & Digital Techniques. 10.1049/iet-cdt.2019.0268. 14:5. (210-216). Online publication date: 1-Sep-2020.

    https://onlinelibrary.wiley.com/doi/10.1049/iet-cdt.2019.0268

  • Das A and Touba N. (2020). A Single Error Correcting Code with One-Step Group Partitioned Decoding Based on Shared Majority-Vote. Electronics. 10.3390/electronics9050709. 9:5. (709).

    https://www.mdpi.com/2079-9292/9/5/709

  • Das A and Touba N. A New Class of Single Burst Error Correcting Codes with Parallel Decoding. IEEE Transactions on Computers. 10.1109/TC.2019.2947425. 69:2. (253-259).

    https://ieeexplore.ieee.org/document/8869819/

  • Das A and Touba N. (2019). Layered-ECC: A Class of Double Error Correcting Codes for High Density Memory Systems 2019 IEEE 37th VLSI Test Symposium (VTS). 10.1109/VTS.2019.8758647. 978-1-7281-1170-4. (1-6).

    https://ieeexplore.ieee.org/document/8758647/