• Bender M, Das R, Farach-Colton M and Tagliavini G. An Associativity Threshold Phenomenon in Set-Associative Caches. Proceedings of the 35th ACM Symposium on Parallelism in Algorithms and Architectures. (117-127).

    https://doi.org/10.1145/3558481.3591084

  • Cazorla F, Kosmidis L, Mezzetti E, Hernandez C, Abella J and Vardanega T. (2019). Probabilistic Worst-Case Timing Analysis. ACM Computing Surveys. 52:1. (1-35). Online publication date: 31-Jan-2020.

    https://doi.org/10.1145/3301283

  • Chen C and Beltrame G. (2017). An Adaptive Markov Model for the Timing Analysis of Probabilistic Caches. ACM Transactions on Design Automation of Electronic Systems. 23:1. (1-24). Online publication date: 17-Oct-2017.

    https://doi.org/10.1145/3123877

  • Suh G, Devadas S and Rudolph L. Analytical cache models with applications to cache partitioning. ACM International Conference on Supercomputing 25th Anniversary Volume. (323-334).

    https://doi.org/10.1145/2591635.2667181

  • Kosmidis L, Abella J, Quiñones E and Cazorla F. A cache design for probabilistically analysable real-time systems. Proceedings of the Conference on Design, Automation and Test in Europe. (513-518).

    /doi/10.5555/2485288.2485416

  • Alisafaee M. Spatiotemporal Coherence Tracking. Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture. (341-350).

    https://doi.org/10.1109/MICRO.2012.39

  • Valamehr J, Chase M, Kamara S, Putnam A, Shumow D, Vaikuntanathan V and Sherwood T. (2012). Inspection resistant memory. ACM SIGARCH Computer Architecture News. 40:3. (130-141). Online publication date: 5-Sep-2012.

    https://doi.org/10.1145/2366231.2337174

  • Valamehr J, Chase M, Kamara S, Putnam A, Shumow D, Vaikuntanathan V and Sherwood T. Inspection resistant memory. Proceedings of the 39th Annual International Symposium on Computer Architecture. (130-141).

    /doi/10.5555/2337159.2337174

  • Sarkar S and Tullsen D. Data layout for cache performance on a multithreaded architecture. Transactions on high-performance embedded architectures and compilers III. (43-68).

    /doi/10.5555/1980776.1980780

  • Sarkar S and Tullsen D. Data Layout for Cache Performance on a Multithreaded Architecture. Proceedings of the 2011 conference on Transactions on High-Performance Embedded Architectures and Compilers III - Volume 6590. (43-68).

    https://doi.org/10.1007/978-3-642-19448-1_3

  • Valamehr J, Tiwari M, Sherwood T, Kastner R, Huffmire T, Irvine C and Levin T. Hardware assistance for trustworthy systems through 3-D integration. Proceedings of the 26th Annual Computer Security Applications Conference. (199-210).

    https://doi.org/10.1145/1920261.1920292

  • Sarkar S and Tullsen D. Compiler techniques for reducing data cache miss rate on a multithreaded architecture. Proceedings of the 3rd international conference on High performance embedded architectures and compilers. (353-368).

    /doi/10.5555/1786054.1786087

  • Ma Y, Gao H and Zhou H. (2006). Using Indexing Functions to Reduce Conflict Aliasing in Branch Prediction Tables. IEEE Transactions on Computers. 55:8. (1057-1061). Online publication date: 1-Aug-2006.

    https://doi.org/10.1109/TC.2006.133

  • Vandierendonck H, Manet P and Legat J. Application-specific reconfigurable XOR-indexing to eliminate cache conflict misses. Proceedings of the conference on Design, automation and test in Europe: Proceedings. (357-362).

    /doi/10.5555/1131481.1131579

  • Bartolini S and Prete C. (2005). Optimizing instruction cache performance of embedded systems. ACM Transactions on Embedded Computing Systems. 4:4. (934-965). Online publication date: 1-Nov-2005.

    https://doi.org/10.1145/1113830.1113839

  • Vandierendonck H and De Bosschere K. (2005). XOR-Based Hash Functions. IEEE Transactions on Computers. 54:7. (800-812). Online publication date: 1-Jul-2005.

    https://doi.org/10.1109/TC.2005.122

  • Spjuth M, Karlsson M and Hagersten E. Skewed caches from a low-power perspective. Proceedings of the 2nd conference on Computing frontiers. (152-160).

    https://doi.org/10.1145/1062261.1062289

  • Patel K, Macii E, Benini L and Poncino M. Reducing cache misses by application-specific re-configurable indexing. Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design. (125-130).

    https://doi.org/10.1109/ICCAD.2004.1382556

  • Bartolini S and Prete C. (2003). A proposal for input-sensitivity analysis of profile-driven optimizations on embedded applications. ACM SIGARCH Computer Architecture News. 32:3. (70-77). Online publication date: 1-Jun-2004.

    https://doi.org/10.1145/1024295.1024305

  • Suh G, Rudolph L and Devadas S. (2004). Dynamic Partitioning of Shared Cache Memory. The Journal of Supercomputing. 28:1. (7-26). Online publication date: 1-Apr-2004.

    https://doi.org/10.1023/B:SUPE.0000014800.27383.8f

  • Bartolini S and Prete C. A proposal for input-sensitivity analysis of profile-driven optimizations on embedded applications. Proceedings of the 2003 workshop on MEmory performance: DEaling with Applications , systems and architecture. (70-77).

    https://doi.org/10.1145/1152923.1024305

  • Vandierendonck H and De Bosschere K. (2003). Highly accurate and efficient evaluation of randomising set index functions. Journal of Systems Architecture: the EUROMICRO Journal. 48:13-15. (429-452). Online publication date: 1-May-2003.

    https://doi.org/10.1016/S1383-7621(03)00040-7

  • Wang C and Passos N. (2003). Improving cache hit ratio by extended referencing cache lines. Journal of Computing Sciences in Colleges. 18:4. (118-123). Online publication date: 1-Apr-2003.

    /doi/10.5555/767598.767619

  • Min R and Hu Y. (2001). Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses. IEEE Transactions on Computers. 50:11. (1191-1201). Online publication date: 1-Nov-2001.

    https://doi.org/10.1109/12.966494

  • Suh G, Devadas S and Rudolph L. Analytical cache models with applications to cache partitioning. Proceedings of the 15th international conference on Supercomputing. (1-12).

    https://doi.org/10.1145/377792.377797